summaryrefslogtreecommitdiff
path: root/drivers/clk/meson/clk-mpll.c
AgeCommit message (Expand)AuthorFilesLines
2024-07-29clk: meson: introduce symbol namespace for amlogic clocksJerome Brunet1-2/+3
2024-04-10clk: meson: fix module license to GPL onlyNeil Armstrong1-1/+1
2023-01-13clk: meson: mpll: Switch from .round_rate to .determine_rateMartin Blumenstingl1-7/+13
2019-12-24clk: let init callback return an error codeJerome Brunet1-1/+3
2019-05-20clk: meson: mpll: add init callback and regsJerome Brunet1-11/+24
2019-05-20clk: meson: mpll: properly handle spread spectrumJerome Brunet1-3/+6
2019-02-02clk: meson: rework and clean drivers dependenciesJerome Brunet1-1/+11
2018-05-21clk: meson: mpll: add round closest supportJerome Brunet1-5/+19
2018-05-18clk: meson: use SPDX license identifiers consistentlyJerome Brunet1-51/+1
2018-03-13clk: meson: split divider and gate part of mpllJerome Brunet1-44/+0
2018-03-13clk: meson: migrate mplls clocks to clk_regmapJerome Brunet1-65/+37
2018-02-12clk: meson: add axg misc bit to the mpll driverJerome Brunet1-0/+7
2017-12-24clk: meson: mpll: use 64-bit maths in params_from_rateMartin Blumenstingl1-1/+1
2017-08-01clk: meson: mpll: fix mpll0 fractional part ignoredJerome Brunet1-0/+7
2017-04-07clk: meson: mpll: use 64bit math in rate_from_paramsMartin Blumenstingl1-1/+1
2017-04-07clk: meson: mpll: fix division by zero in rate_from_paramsMartin Blumenstingl1-11/+15
2017-03-27clk: meson: mpll: correct N2 maximum valueJerome Brunet1-1/+1
2017-03-27clk: meson: mpll: add rw operationJerome Brunet1-5/+147
2016-06-23clk: meson: add mpll supportMichael Turquette1-0/+94