| Age | Commit message (Collapse) | Author | Files | Lines |
|
Fix the IA32 build (stale BaseStackCheckLib mapping removed by upstream
edk2, plus two typo'd library class names and one mismatched
LIBRARY_CLASS), then enable the stuart CI pipeline for AmdPlatformPkg:
- Add AmdPlatformPkg.ci.yaml.
- Platform/AMD/CISettings.py: add edk2-platforms/Platform to
GetPackagesPath() so MinPlatformPkg.dec resolves.
- Fix every real issue the CI plugins found once running: formatting,
#pragma once guards, missing SPDX headers, a stale INF abstract,
missing/incorrect doxygen comments, a SpellCheck gap. Documented the
remaining EccCheck false positives in the ci.yaml instead of leaving
unexplained gaps.
Clean up AmdPlatformPkg.dsc/.dsc.inc:
- Move AmdPlatformPkg's own Components/LibraryClasses entries into
.dsc.inc (the file board DSCs are meant to include), fixing two
duplicate-listing bugs this exposed (PlatformHobPei.inf,
EspiNorFlashSmm.inf each building twice).
- Remove entries with no consumer anywhere this package builds, verified
via both static grep and the real linked library closure in a full
IA32+X64 build report. Confirmed board-level DSCs don't even consume
these files, so this can't affect them.
- Fix two latent bugs: an unconditional SerialPortLib line was always
overriding the SIMNOW_PORT80_DEBUG conditional, and SpiHcPlatformLib had
no ROM_ARMOR_ENABLED==FALSE fallback (silently used the Null stub
instead of the real implementation).
- Group [LibraryClasses.xxxx] by source repo and sort alphabetically;
sort [Components.xxxx] alphabetically; move DXE/SMM-phase-only
components out of arch-common sections into X64-specific ones.
Verified full stuart_ci_build matrix (all 15 applicable checks pass) and
~/Scripts/build_tianocore.sh -p AmdPlatformPkg -b NOOPT -a IA32/X64 at
every step.
Signed-off-by: Abdul Lateef Attar <AbdulLateef.Attar@amd.com>
|
|
Drop the deprecated SPI drivers, put BoardSpiConfig and
EspiNorFlash, and add the SpiFvb variable
and RDE response drivers. Rework SpiHcPlatformLib so the DXE and SMM
instances share one hardware path, and drop the null instance.
Which are now part of edk2 repo.
Signed-off-by: Abdul Lateef Attar <AbdulLateef.Attar@amd.com>
|
|
Build the ROM Armor SPI host-controller library for DXE and SMM.
Platforms select it by setting ROM_ARMOR_ENABLED to TRUE, which maps
SpiHcPlatformLib to these instances. The default remains FALSE, so the
existing null SpiHcPlatformLib mapping is unchanged.
Supporting changes:
- Add PcdRomArmorWhitelistEnable to AgesaCommonModulePkg.
- Map a null AmdEmulationAutoDetectLib for DXE and DXE_SMM.
- Drop the local mFchDevicePath definition. AmdSpiDevicePaths.h already
provides that object, and a second definition failed the build.
Signed-off-by: Abdul Lateef Attar <AbdulLateef.Attar@amd.com>
|
|
Update of AMD EDKII Platform Code for 5th Generation EPYC Processors (formerly Turin).
This sample platform code was tested to work with the Turin 1.0.0.5 AGESA PI package, which is available from AMD under license and NDA.
Signed-off-by: Paul Grimes <paul.grimes@amd.com>
|
|
Initial commit of AMD EDKII Platform Code for 5th Generation EPYC Processors (formerly Turin).
This sample platform code was tested to work with the Turin 1.0.0.4 AGESA PI package, which is available from AMD under license and NDA.
Signed-off-by: Paul Grimes <paul.grimes@amd.com>
|
|
BZ#: 4777
Initial commit of AMD cross platform/board generic
encapsulated software architecture. This provides
the basic definitions and protocols for the follow-up
AMD open board project.
Cc: Paul Grimes <paul.grimes@amd.com>
Cc: Abdul Lateef Attar <AbdulLateef.Attar@amd.com>
Cc: Igniculus Fu <igniculus.fu@amd.com>
Cc: Ken Yao <ken.yao@amd.com>
Cc: Eric Xing <eric.xing@amd.com>
Cc: Duke Zhai <Duke.Zhai@amd.com>
Signed-off-by: Abner Chang <abner.chang@amd.com>
Reviewed-by: Eric Xing <Eric.Xing@amd.com>
Reviewed-by: Ken Yao <Ken.Yao@amd.com>
Reviewed-by: Duke Zhai <duke.zhai@amd.com>
Reviewed-by: Paul Grimes < paul.grimes@amd.com>
Reviewed-by: Abdul Lateef Attar <AbdulLateef.Attar@amd.com>
|