summaryrefslogtreecommitdiff
path: root/drivers/cxl
AgeCommit message (Expand)AuthorFilesLines
2023-11-03cxl/pci: Change CXL AER support check to use native AERTerry Bowman1-2/+2
2023-11-01cxl/hdm: Remove broken error pathDan Williams2-17/+10
2023-11-01cxl/hdm: Fix && vs || bugDan Carpenter1-1/+1
2023-10-31Merge branch 'for-6.7/cxl-commited' into cxl/nextDan Williams5-6/+40
2023-10-31Merge branch 'for-6.7/cxl' into cxl/nextDan Williams4-5/+11
2023-10-31Merge branch 'for-6.7/cxl-qtg' into cxl/nextDan Williams5-12/+60
2023-10-31Merge branch 'for-6.7/cxl-rch-eh' into cxl/nextDan Williams10-129/+406
2023-10-28cxl: Add support for reading CXL switch CDAT tableDave Jiang2-5/+20
2023-10-28cxl: Add checksum verification to CDAT from CXLDave Jiang1-7/+23
2023-10-28cxl: Export QTG ids from CFMWS to sysfs as qos_class attributeDave Jiang3-0/+17
2023-10-28cxl: Add decoders_committed sysfs attribute to cxl_portDave Jiang1-0/+25
2023-10-28cxl: Add cxl_decoders_committed() helperDave Jiang5-6/+15
2023-10-28cxl/core/regs: Rework cxl_map_pmu_regs() to use map->dev for devmRobert Richter3-6/+4
2023-10-28cxl/core/regs: Rename phys_addr in cxl_map_component_regs()Robert Richter1-3/+3
2023-10-28cxl/pci: Disable root port interrupts in RCH modeTerry Bowman1-0/+32
2023-10-28cxl/pci: Add RCH downstream port error loggingTerry Bowman1-0/+96
2023-10-28cxl/pci: Map RCH downstream AER registers for logging protocol errorsTerry Bowman2-0/+46
2023-10-28cxl/pci: Update CXL error logging to use RAS register addressTerry Bowman1-13/+31
2023-10-28PCI/AER: Refactor cper_print_aer() for use by CXL driver moduleTerry Bowman1-0/+1
2023-10-28cxl/pci: Add RCH downstream port AER register discoveryRobert Richter5-0/+61
2023-10-28cxl/port: Remove Component Register base address from struct cxl_portRobert Richter2-5/+1
2023-10-28cxl/pci: Remove Component Register base address from struct cxl_dev_stateRobert Richter2-5/+0
2023-10-28cxl/hdm: Use stored Component Register mappings to map HDM decoder capabilityRobert Richter3-39/+43
2023-10-28cxl/pci: Store the endpoint's Component Register mappings in struct cxl_dev_s...Robert Richter3-4/+9
2023-10-28cxl/port: Pre-initialize component register mappingsRobert Richter1-5/+7
2023-10-28cxl/port: Rename @comp_map to @reg_map in struct cxl_register_mapRobert Richter2-7/+7
2023-10-28cxl/port: Fix @host confusion in cxl_dport_setup_regs()Dan Williams1-12/+31
2023-10-28cxl/core/regs: Rename @dev to @host in struct cxl_register_mapRobert Richter5-20/+20
2023-10-28cxl/port: Fix delete_endpoint() vs parent unregistration raceDan Williams1-15/+19
2023-10-27cxl/region: Fix x1 root-decoder granularity calculationsJim Harris1-1/+8
2023-10-27cxl/region: Fix cxl_region_rwsem lock held when returning to user spaceLi Zhijian1-1/+1
2023-10-27cxl/region: Use cxl_calc_interleave_pos() for auto-discoveryAlison Schofield1-112/+15
2023-10-27cxl/region: Calculate a target position in a region interleaveAlison Schofield1-0/+127
2023-10-26cxl/region: Prepare the decoder match range helper for reuseAlison Schofield1-6/+11
2023-10-25cxl/mbox: Remove useless cast in cxl_mem_create_range_info()Alison Schofield1-2/+1
2023-10-25cxl/region: Do not try to cleanup after cxl_region_setup_targets() failsJim Harris1-7/+7
2023-10-09cxl/mem: Fix shutdown orderDan Williams1-1/+1
2023-10-06cxl/memdev: Fix sanitize vs decoder setup lockingDan Williams8-49/+90
2023-10-06cxl/pci: Fix sanitize notifier setupDan Williams3-42/+50
2023-10-06cxl/pci: Clarify devm host for memdev relative setupDan Williams3-12/+13
2023-10-06cxl/pci: Remove inconsistent usage of dev_err_probe()Dan Williams1-11/+2
2023-10-06cxl/pci: Remove hardirq handler for cxl_request_irq()Dan Williams1-6/+6
2023-09-30cxl/pci: Cleanup 'sanitize' to always pollDan Williams3-39/+26
2023-09-30cxl/pci: Remove unnecessary device reference management in sanitize workDan Williams1-5/+0
2023-09-23cxl/acpi: Annotate struct cxl_cxims_data with __counted_byKees Cook1-2/+2
2023-09-23cxl/port: Fix cxl_test register enumeration regressionDan Williams1-4/+9
2023-09-16cxl/pci: Update commentIra Weiny1-1/+4
2023-09-16cxl/port: Quiet warning messages from the cxl_test environmentDan Williams2-2/+7
2023-09-15cxl/region: Refactor granularity select in cxl_port_setup_targets()Alison Schofield1-9/+8
2023-09-15cxl/region: Match auto-discovered region decoders by HPA rangeAlison Schofield1-1/+23
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-16 09:24:35 +0300