summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2012-07-18Clk: SPEAr1340: Update sys clock parent arrayVipul Kumar Samar1-2/+2
2012-07-18clk: SPEAr1340: Fix clk enable register for uart1 and i2c1.Vipul Kumar Samar1-2/+2
2012-07-18Clk:spear6xx:Fix: Rename clk ids within predefined limitVipul Kumar Samar1-62/+60
2012-07-18Clk:spear3xx:Fix: Rename clk ids within predefined limitVipul Kumar Samar1-94/+86
2012-07-18clk:spear1310:Fix: Rename clk ids within predefined limitVipul Kumar Samar1-157/+155
2012-07-18clk:spear1340:Fix: Rename clk ids within predefined limitVipul Kumar Samar1-138/+135
2012-07-03clk: fix parent validation in __clk_set_parent()Rajendra Nayak1-15/+13
2012-06-26clk: mxs: fix clock lookup after freeing init memoryMarc Kleine-Budde2-20/+20
2012-06-26clk: mxs: fix ref_io clock definitionShawn Guo1-2/+2
2012-06-26clk: Check parent for NULL in clk_change_ratePawel Moll1-4/+7
2012-06-26clk: Allow late cache allocation for clk->parentsRajendra Nayak1-5/+10
2012-06-26clk: SPEAr600: Fix ethernet clock name for DT based probingStefan Roese1-1/+1
2012-06-21Viresh has movedViresh Kumar10-10/+10
2012-05-27Merge tag 'soc2' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-socLinus Torvalds3-0/+2072
2012-05-26Merge tag 'dt2' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-socLinus Torvalds2-10/+12
2012-05-16Merge branch 'clk-next' of git://git.linaro.org/people/mturquette/linux into ...Arnd Bergmann1-1/+10
2012-05-16clk: Fix CLK_SET_RATE_GATE flag validation in clk_set_rate().Saravana Kannan1-1/+1
2012-05-15clk: Provide dummy clk_unregister()Mark Brown1-0/+9
2012-05-14SPEAr13xx: Add common clock framework supportViresh Kumar3-0/+2072
2012-05-13mmc: mxs-mmc: get rid of the use of cpu_is_xxxShawn Guo2-6/+6
2012-05-13Merge branch 'spear/clock' into next/clockArnd Bergmann10-1/+2014
2012-05-12SPEAr: Switch to common clock frameworkViresh Kumar3-0/+957
2012-05-12SPEAr: clk: Add General Purpose Timer Synthesizer clockViresh Kumar3-1/+172
2012-05-12SPEAr: clk: Add Fractional Synthesizer clockViresh Kumar3-1/+182
2012-05-12SPEAr: clk: Add Auxiliary Synthesizer clockViresh Kumar3-1/+242
2012-05-12SPEAr: clk: Add VCO-PLL Synthesizer clockViresh Kumar5-0/+465
2012-05-12dma: mxs-dma: make platform_device_id more genericShawn Guo2-4/+4
2012-05-12ARM: mxs: add initial device tree support for imx23-evk boardShawn Guo1-0/+1
2012-05-12ARM: mxs: add initial device tree support for imx28-evk boardDong Aisheng1-0/+1
2012-05-11Merge branch 'clk/mxs' of git://git.linaro.org/people/shawnguo/linux-2.6 into...Arnd Bergmann10-0/+1164
2012-05-11Merge branch 'depends/rmk/clkdev' into next/clockArnd Bergmann1-10/+132
2012-05-09clk: add a fixed factor clockSascha Hauer2-1/+96
2012-05-09clk: mux: assign init dataMike Turquette1-0/+1
2012-05-09clk: remove COMMON_CLK_DISABLE_UNUSEDMike Turquette2-13/+0
2012-05-09clk: prevent spurious parent rate propagationMike Turquette1-1/+6
2012-05-08ARM: mxs: remove now unused timer_clk argument from mxs_timer_initShawn Guo2-2/+2
2012-05-08ARM: mxs: switch to common clk frameworkShawn Guo1-0/+2
2012-05-08clk: mxs: add clock support for imx28Shawn Guo2-0/+338
2012-05-08clk: mxs: add clock support for imx23Shawn Guo2-0/+206
2012-05-08clk: mxs: add mxs specific clocksShawn Guo7-0/+618
2012-05-02CLKDEV: provide helpers for common clock frameworkRussell King1-6/+78
2012-05-02clk: clk_set_rate() must fail if CLK_SET_RATE_GATE is set and clk is enabledViresh Kumar1-0/+5
2012-05-02clk: Use a separate struct for holding init data.Saravana Kannan5-53/+89
2012-04-25clk: select CLKDEV_LOOKUP for COMMON_CLKRob Herring1-0/+1
2012-04-25clk: Don't set clk->new_rate twiceViresh Kumar1-1/+1
2012-04-25clk: clk-gate: Create clk_gate_endisable()Viresh Kumar1-29/+25
2012-04-25clk: propagate round_rate for CLK_SET_RATE_PARENT caseShawn Guo1-2/+6
2012-04-25clk: pass parent_rate into .set_rateShawn Guo2-3/+4
2012-04-25clk: always pass parent_rate into .round_rateShawn Guo2-18/+10
2012-04-25clk: basic: improve parent_names & return errorsMike Turquette4-54/+64