summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2018-01-27Merge branches 'clk-spreadtrum', 'clk-mvebu-dvfs', 'clk-qoriq', 'clk-imx' and...Stephen Boyd29-81/+7213
2018-01-27Merge branches 'clk-qcom-alpha-pll', 'clk-check-ops-ptr', 'clk-protect-rate' ...Stephen Boyd15-5241/+918
2017-12-22clk: qcom: ipq8074: add misc resets for PCIE and NSSAbhishek Sahu1-0/+42
2017-12-22clk: qcom: ipq8074: add GP and Crypto clocksAbhishek Sahu1-0/+199
2017-12-22clk: qcom: ipq8074: add NSS ethernet port clocksAbhishek Sahu1-0/+1288
2017-12-22clk: qcom: ipq8074: add NSS clocksAbhishek Sahu1-0/+1034
2017-12-22clk: qcom: ipq8074: add PCIE, USB and SDCC clocksAbhishek Sahu1-0/+994
2017-12-22clk: qcom: ipq8074: add remaining PLL’sAbhishek Sahu1-1/+191
2017-12-22clk: qcom: ipq8074: fix missing GPLL0 divider widthAbhishek Sahu1-0/+1
2017-12-22clk: qcom: add parent map for regmap muxAbhishek Sahu4-11/+18
2017-12-22clk: qcom: add read-only divider operationsAbhishek Sahu2-0/+30
2017-12-22clk: imx51: uart4, uart5 gates only exist on imx50, imx53Philipp Zabel1-4/+8
2017-12-22clk: qoriq: add more divider clocks supportYuantian Tang1-1/+8
2017-12-22clk: mvebu: armada-37xx-periph: add DVFS support for cpu clocksGregory CLEMENT1-4/+217
2017-12-22clk: mvebu: armada-37xx-periph: prepare cpu clk to be used with DVFSGregory CLEMENT1-9/+73
2017-12-22clk: mvebu: armada-37xx-periph: cosmetic changesGregory CLEMENT1-8/+9
2017-12-22clk: sprd: add clocks support for SC9860Chunyan Zhang3-0/+1987
2017-12-22clk: sprd: add adjustable pll supportChunyan Zhang3-0/+375
2017-12-22clk: sprd: add composite clock supportChunyan Zhang3-0/+112
2017-12-22clk: sprd: add divider clock supportChunyan Zhang3-0/+166
2017-12-22clk: sprd: add mux clock supportChunyan Zhang3-0/+151
2017-12-22clk: sprd: add gate clock supportChunyan Zhang3-0/+171
2017-12-22clk: sprd: Add common infrastructureChunyan Zhang6-0/+143
2017-12-22clk: move clock common macros out from vendor directoriesChunyan Zhang2-47/+0
2017-12-20clk: fix set_rate_range when current rate is out of rangeJerome Brunet1-4/+33
2017-12-20clk: add clk_rate_exclusive apiJerome Brunet1-0/+172
2017-12-20clk: cosmetic changes to clk_summary debugfs entryJerome Brunet1-3/+4
2017-12-20clk: add clock protection mechanism to clk coreJerome Brunet1-7/+112
2017-12-20clk: use round rate to bail out early in set_rateJerome Brunet1-2/+23
2017-12-20clk: rework calls to round and determine rate callbacksJerome Brunet1-30/+52
2017-12-20clk: add clk_core_set_phase_nolock functionJerome Brunet1-12/+21
2017-12-20clk: take the prepare lock out of clk_core_set_parentJerome Brunet1-20/+20
2017-12-20clk: fix incorrect usage of ENOSYSJerome Brunet1-1/+1
2017-12-19clk: check ops pointer on clock registerJerome Brunet1-0/+7
2017-12-14clk: ti: Drop legacy clk-3xxx-legacy codeTony Lindgren8-5078/+0
2017-12-14clk: qcom: add read-only alpha pll post divider operationsAbhishek Sahu2-0/+26
2017-12-14clk: qcom: support for 2 bit PLL post dividerAbhishek Sahu1-4/+17
2017-12-14clk: qcom: support Brammo type Alpha PLLAbhishek Sahu2-0/+10
2017-12-14clk: qcom: support Huayra type Alpha PLLAbhishek Sahu2-5/+189
2017-12-14clk: qcom: support for dynamic updating the PLLAbhishek Sahu2-4/+80
2017-12-14clk: qcom: support for alpha mode configurationAbhishek Sahu2-0/+8
2017-12-14clk: qcom: flag for 64 bit CONFIG_CTLAbhishek Sahu1-1/+6
2017-12-14clk: qcom: fix 16 bit alpha support calculationAbhishek Sahu2-25/+34
2017-12-14clk: qcom: support for alpha pll propertiesAbhishek Sahu6-62/+120
2017-12-07Merge branch '4.15-rc1-clkctrl-driver' of https://github.com/t-kristo/linux-p...Stephen Boyd14-1052/+2053
2017-12-07Merge branch 'clk-stm32-copyright' into clk-nextStephen Boyd1-16/+3
2017-12-07clk: stm32-h7: fix copyrightBenjamin Gaignard1-16/+3
2017-12-07Merge branch 'clk-hi3660-stub' into clk-nextStephen Boyd3-0/+192
2017-12-07clk: hisilicon: Add support for Hi3660 stub clocksKaihua Zhong3-0/+192
2017-12-07Merge branch 'clk-pr-err' into clk-nextStephen Boyd6-10/+10