Age | Commit message (Expand) | Author | Files | Lines |
---|---|---|---|---|
2022-03-09 | clk: imx: remove redundant re-assignment of pll->base | Colin Ian King | 1 | -1/+0 |
2020-08-22 | clk: imx: Support building i.MX common clock driver as module | Anson Huang | 1 | -0/+2 |
2020-04-20 | clk: imx: clk-sscg-pll: Remove unnecessary blank lines | Anson Huang | 1 | -10/+0 |
2020-02-24 | clk: imx: clk-sscg-pll: Drop unnecessary initialization | Anson Huang | 1 | -7/+7 |
2019-12-11 | clk: imx: Rename sccg and frac pll register to suggest clk_hw | Abel Vesa | 1 | -2/+2 |
2019-12-11 | clk: imx: Rename the SCCG to SSCG | Abel Vesa | 1 | -0/+549 |