index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
include
/
asm
/
asm.h
Age
Commit message (
Expand
)
Author
Files
Lines
2024-01-25
riscv: blacklist assembly symbols for kprobe
Clément Léger
1
-0
/
+10
2023-10-28
riscv: Implement Shadow Call Stack
Sami Tolvanen
1
-0
/
+6
2023-10-28
riscv: Move global pointer loading to a macro
Sami Tolvanen
1
-0
/
+8
2023-10-28
riscv: Deduplicate IRQ stack switching
Sami Tolvanen
1
-0
/
+5
2023-10-28
riscv: VMAP_STACK overflow detection thread-safe
Deepak Gupta
1
-0
/
+22
2023-03-23
riscv: entry: Consolidate general regs saving/restoring
Jisheng Zhang
1
-0
/
+61
2022-12-01
RISC-V: Fix a race condition during kernel stack overflow
Palmer Dabbelt
1
-0
/
+1
2022-11-30
riscv: fix race when vmap stack overflow
Jisheng Zhang
1
-0
/
+1
2022-07-22
riscv: introduce nops and __nops macros for NOP sequences
Heiko Stuebner
1
-0
/
+15
2022-05-26
RISC-V: Split out the XIP fixups into their own file
Palmer Dabbelt
1
-26
/
+0
2022-03-31
RISC-V CPU Idle Support
Palmer Dabbelt
1
-0
/
+26
2022-03-10
RISC-V: Add arch functions for non-retentive suspend entry/exit
Anup Patel
1
-0
/
+27
2021-04-26
riscv: Introduce alternative mechanism to apply errata solution
Vincent Chen
1
-0
/
+1
2019-10-01
RISC-V: Clear load reservations while restoring hart contexts
Palmer Dabbelt
1
-0
/
+1
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286
Thomas Gleixner
1
-9
/
+1
2017-11-30
RISC-V: use RISCV_{INT,SHORT} instead of {INT,SHORT} for asm macros
Olof Johansson
1
-6
/
+6
2017-09-27
RISC-V: Generic library routines and assembly
Palmer Dabbelt
1
-0
/
+76