summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_psr.c
AgeCommit message (Expand)AuthorFilesLines
2016-09-14Revert "drm/i915/psr: Make idle_frames sensible again"Rodrigo Vivi1-7/+7
2016-08-03drm/i915: Check PSR setup time vs. vblank lengthVille Syrjälä1-1/+18
2016-07-04drm/i915: Mass convert dev->dev_private to to_i915(dev)Chris Wilson1-18/+18
2016-06-30drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson1-4/+10
2016-06-30drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson1-3/+5
2016-06-30drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson1-2/+5
2016-05-20drm/i915/psr: Use ->get_aux_send_ctl functionsDaniel Vetter1-21/+4
2016-05-20drm/i915/psr: Order DP aux transactions correctlyDaniel Vetter1-7/+7
2016-05-20drm/i915/psr: Make idle_frames sensible againDaniel Vetter1-7/+7
2016-05-20drm/i915/psr: Try to program link training times correctlyDaniel Vetter1-8/+47
2016-04-07drm/i915: Do not use {HAS_*, IS_*, INTEL_INFO}(dev_priv->dev)Joonas Lahtinen1-1/+1
2016-03-10Revert "drm/i915: Enable PSR by default on Valleyview and Cherryview."Ville Syrjälä1-2/+1
2016-03-03drm/i915: Add wait_for_usTvrtko Ursulin1-1/+2
2016-02-18drm/i915: Enable PSR by default on Haswell and Broadwell.Rodrigo Vivi1-1/+2
2016-02-18drm/i915: Enable PSR by default on Valleyview and Cherryview.Rodrigo Vivi1-1/+4
2016-02-18drm/i915: Change i915.enable_psr parameter to use per platform default.Rodrigo Vivi1-0/+5
2016-02-01drm/i915: Instrument PSR parameter for debuging with link standby x link off.Rodrigo Vivi1-0/+17
2016-02-01drm/i915: Add PSR main link standby support backRodrigo Vivi1-7/+19
2016-02-01drm/i915: PSR simplify port and link standby checks.Rodrigo Vivi1-3/+10
2015-12-12drm/i915: PSR also doesn't have link_entry_time on SKL.Rodrigo Vivi1-2/+3
2015-12-10drm/i915: Separate cherryview from valleyviewWayne Boyer1-3/+3
2015-12-08drm/i915: Fix idle_frames counter.Rodrigo Vivi1-13/+7
2015-11-24drm/i915: Also disable PSR on Sink when disabling it on Source.Rodrigo Vivi1-0/+4
2015-11-24drm/i915: PSR: Mask LPSP hw tracking back again.Rodrigo Vivi1-2/+7
2015-11-24drm/i915: PSR: Let's rely more on frontbuffer tracking.Rodrigo Vivi1-19/+3
2015-11-24drm/i915: Remove duplicated dpcd write on hsw_psr_enable_sink.Rodrigo Vivi1-3/+0
2015-11-18drm/i915: Send TP1 TP2/3 even when panel claims no NO_TRAIN_ON_EXIT.Rodrigo Vivi1-4/+0
2015-11-18drm/i915: PSR: Don't Skip aux handshake on DP_PSR_NO_TRAIN_ON_EXIT.Rodrigo Vivi1-1/+0
2015-11-18drm/i915: Reduce PSR re-activation time for VLV/CHV.Rodrigo Vivi1-2/+1
2015-11-18drm/i915: Delay first PSR activation.Rodrigo Vivi1-2/+16
2015-11-18drm/i915: Type safe register read/writeVille Syrjälä1-6/+6
2015-11-16drm/i915: Model PSR AUX register selection more like the normal AUX codeVille Syrjälä1-6/+21
2015-11-16drm/i915: Add dev_priv->psr_mmio_baseVille Syrjälä1-12/+15
2015-11-16drm/i915: Parametrize AUX registersVille Syrjälä1-2/+3
2015-10-13drm/i915: Parametrize HSW video DIP data registersVille Syrjälä1-8/+10
2015-08-05drm/i915: VLV/CHV PSR: Increase wait delay time before active PSR.Rodrigo Vivi1-1/+2
2015-07-09drm/i915: PSR: Increase idle_framesRodrigo Vivi1-2/+5
2015-07-09drm/i915: PSR: Remove Low Power HW tracking mask.Rodrigo Vivi1-1/+1
2015-07-09drm/i915: PSR: Flush means invalidate + flushRodrigo Vivi1-19/+21
2015-06-24drm/i915/psr: Restrict single-shot updates to the PSR pipeDaniel Vetter1-9/+13
2015-06-24drm/i915/psr: Restrict buffer tracking to the PSR pipeDaniel Vetter1-4/+7
2015-04-14drm/i915: PSR VLV: Add single frame update.Rodrigo Vivi1-0/+42
2015-04-14drm/i915: PSR: deprecate link_standby support for core platforms.Rodrigo Vivi1-16/+10
2015-04-14drm/i915: PSR: Fix DP_PSR_NO_TRAIN_ON_EXIT logicRodrigo Vivi1-4/+9
2015-04-14drm/i915: PSR: Remove wrong LINK_DISABLE.Rodrigo Vivi1-2/+1
2015-04-07drm/i915/skl: Enabling PSR2 SU with frame syncSonika Jindal1-1/+37
2015-03-30drm/i915: PSR: Keep sink state consistent with sourceDurgadoss R1-1/+1
2015-03-26drm/i915: Remove duplicated psr.active unsetRodrigo Vivi1-2/+0
2015-01-28drm/i915/skl: Enabling PSR on SkylakeSonika Jindal1-2/+24
2015-01-27drm/i915: Make intel_crtc->config a pointerAnder Conselvan de Oliveira1-4/+4
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-25 07:49:35 +0300