diff options
| author | Aditya Swarup <aditya.swarup@intel.com> | 2020-10-14 22:19:30 +0300 |
|---|---|---|
| committer | Lucas De Marchi <lucas.demarchi@intel.com> | 2020-10-16 00:14:30 +0300 |
| commit | 049c651b6d93839c74be5cb24708f1d8470ec60d (patch) | |
| tree | 5a2d1f649f44a710d5378eef4508f55425dc8ce8 /tools/perf/scripts/python/stackcollapse.py | |
| parent | 240abb3c76ff4b469f91a753adb8426b77cab914 (diff) | |
| download | linux-049c651b6d93839c74be5cb24708f1d8470ec60d.tar.xz | |
drm/i915/dg1: Add DPLL macros for DG1
DG1 has 4 DPLLs where DPLL0 and DPLL1 drive DDIA/B and
DPLL2 and DPLL3 drive DDI-TC1/DDI-TC2.
Introduce DG1_DPLL_CFCRx() helper macros to configure
DPLL registers.
Bspec: 50288, 50299
Cc: Matt Roper <matthew.d.roper@intel.com>
Signed-off-by: Aditya Swarup <aditya.swarup@intel.com>
Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20201014191937.1266226-4-lucas.demarchi@intel.com
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions