summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorBjorn Andersson <andersson@kernel.org>2026-01-03 17:41:23 +0300
committerBjorn Andersson <andersson@kernel.org>2026-01-03 17:41:23 +0300
commit0ba9cc9f6ffefb28e55ba8ffe1caed968d863a38 (patch)
tree0a79ff592bff77a3a87e5ec3448f865570a14bfe /include
parent0e31dcfefd21ed76ff1b2d05647cd34336ab9772 (diff)
parent5fc25d64c43c1e25a1a0184a894ab0721c6a524b (diff)
downloadlinux-0ba9cc9f6ffefb28e55ba8ffe1caed968d863a38.tar.xz
Merge branch '20260103-ufs_symbol_clk-v2-1-51828cc76236@oss.qualcomm.com' into arm64-for-6.20
Merge the addition of UFS PHY clocks to the Hamoa GCC binding through a topic branch, to avoid DeviceTree validation warnings, and later allow referencing the added clock constants.
Diffstat (limited to 'include')
-rw-r--r--include/dt-bindings/clock/qcom,x1e80100-gcc.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/dt-bindings/clock/qcom,x1e80100-gcc.h b/include/dt-bindings/clock/qcom,x1e80100-gcc.h
index 62aa12425592..d905804e6465 100644
--- a/include/dt-bindings/clock/qcom,x1e80100-gcc.h
+++ b/include/dt-bindings/clock/qcom,x1e80100-gcc.h
@@ -387,6 +387,9 @@
#define GCC_USB4_2_PHY_RX0_CLK_SRC 377
#define GCC_USB4_2_PHY_RX1_CLK_SRC 378
#define GCC_USB4_2_PHY_SYS_CLK_SRC 379
+#define GCC_UFS_PHY_RX_SYMBOL_0_CLK_SRC 380
+#define GCC_UFS_PHY_RX_SYMBOL_1_CLK_SRC 381
+#define GCC_UFS_PHY_TX_SYMBOL_0_CLK_SRC 382
/* GCC power domains */
#define GCC_PCIE_0_TUNNEL_GDSC 0