summaryrefslogtreecommitdiff
path: root/Silicon/RISC-V/ProcessorPkg/Include
AgeCommit message (Expand)AuthorFilesLines
2023-04-17Silicon/RISC-V: remove redundant function code from RiscVCpuLibEvan Chai1-19/+1
2022-02-18RISC-V/ProcessorPkg: Address Core CI Uncrustify errorsAbner Chang11-316/+356
2022-02-18RISC-V/ProcessorPkg: Address Core CI Spelling errors.Abner Chang4-13/+13
2022-02-18RISC-V/ProcessorPkg: Address Core CI ECC errors.Abner Chang4-7/+43
2021-11-10RiscV/ProcessorPkg: Create read mtime CSR library instancesAbner Chang2-0/+8
2021-11-10RISC-V: Use RISC-V PeiCoreEntryPoint libraryAbner Chang1-3/+5
2021-10-19RISC-V: Implement ResetSystem RT callDaniel Schaefer1-1/+37
2021-10-19RISC-V: Switch to latest OpenSBIDaniel Schaefer2-0/+2
2021-10-19RISC-V/PlatformPkg: Build DeviceTree and use that in SECDaniel Schaefer1-0/+1
2021-10-19Silicon/RISC-V: Introduce FirmwareContext libraryAbner Chang3-2/+58
2020-10-02Silicon/SiFive: Handle case of NULL FirmwareContextAbner Chang1-8/+4
2020-08-23ProcessorPkg/SmbiosDxe: Generic SMBIOS DXE driverAbner Chang2-0/+153
2020-08-22ProcessorPkg/Library: Add RiscVEdk2SbiLibDaniel Schaefer1-0/+563
2020-08-22ProcessorPkg/Library: Add RiscVOpensbiLibDaniel Schaefer2-0/+139
2020-08-22ProcessorPkg/Library: RISC-V CPU libraryAbner Chang1-0/+71
2020-08-22ProcessorPkg/Include: Add header files of RISC-V processor packageAbner Chang2-0/+243