summaryrefslogtreecommitdiff
path: root/Silicon/RISC-V
AgeCommit message (Expand)AuthorFilesLines
2024-07-04Silicon/RiscVOpensbiLib: fix submodule versionLeif Lindholm1-0/+0
2024-05-24Platform/AMD: Initial commit of cross platform/board interfacesAbner Chang1-0/+0
2023-04-17Silicon/RISC-V: remove redundant function code from RiscVCpuLibEvan Chai2-59/+2
2023-04-17Silicon/RISC-V: remove redundant RiscVTimerLibEvan Chai3-239/+1
2023-04-17Silicon/RISC-V/ProcessorPkg: remove redundant CpuDxe driverEvan Chai5-584/+0
2022-08-22RISC-V/RiscVExceptionLib: Follow new CpuExceptionHandlerLib APIsAbner Chang1-58/+24
2022-02-18RISC-V/ProcessorPkg: Address Core CI Uncrustify errorsAbner Chang25-884/+1049
2022-02-18RISC-V/ProcessorPkg: Address Core CI Spelling errors.Abner Chang10-32/+32
2022-02-18RISC-V/ProcessorPkg: Address Core CI library header check errorsAbner Chang1-1/+0
2022-02-18RISC-V/ProcessorPkg: Address Core CI ECC errors.Abner Chang10-18/+72
2022-02-18RiscVProcessorPkg: Fix build fail on RiscVProcessorPkg packageAbner Chang1-0/+1
2021-11-10Silicon/RISC-V: Add PciCpuIoDxe driverAbner Chang3-0/+602
2021-11-10RiscV/ProcessorPkg: Use mtime CSR libraryAbner Chang4-5/+7
2021-11-10RiscV/ProcessorPkg: Create read mtime CSR library instancesAbner Chang7-0/+131
2021-11-10ProcessorPkg/opensbi: Update opensbi libraryAbner Chang1-0/+0
2021-11-10Platform/RISC-V: Add NULL library instance of RiscVSpecialPlatformLibAbner Chang1-0/+1
2021-11-10RISC-V: Use RISC-V PeiCoreEntryPoint libraryAbner Chang1-3/+5
2021-10-19RISC-V: Implement ResetSystem RT callDaniel Schaefer3-2/+80
2021-10-19RISC-V: Switch to latest OpenSBIDaniel Schaefer3-3/+12
2021-10-19RISC-V/PlatformPkg: Fixup FDT from HOB and install into config tableDaniel Schaefer3-1/+171
2021-10-19RISC-V/PlatformPkg: Add FdtPeim to pass DTB from PEI to DXE via HOBAbner Chang1-0/+0
2021-10-19RISC-V/PlatformPkg: Build DeviceTree and use that in SECDaniel Schaefer1-0/+1
2021-10-19Silicon/RISC-V: PeiServiceTableLib uses RiscVFirmwareContextLibAbner Chang2-6/+6
2021-10-19Silicon/RISC-V: Introduce FirmwareContext libraryAbner Chang12-4/+344
2021-10-19RISC-V/CpuDxe: Ignore set memory attributes failureDaniel Schaefer1-2/+2
2021-03-31Silicon/RISC_V: Consume MdeLibs.dsc.inc for RegisterFilterLibDandan Bi1-0/+2
2020-12-22Silicon/RISC-V: Update old SMBIOS struct filed nameAbner Chang1-1/+1
2020-10-02Silicon/SiFive: Handle case of NULL FirmwareContextAbner Chang2-38/+20
2020-08-23RISC-V/ProcessorPkg: Silicon RISC-V processor package.Abner Chang4-0/+173
2020-08-23ProcessorPkg/RiscVPlatformTimerLibNull: NULL instance of RISC-V platform time...Abner Chang2-0/+75
2020-08-23ProcessorPkg/SmbiosDxe: Generic SMBIOS DXE driverAbner Chang7-0/+583
2020-08-23ProcessorPkg/CpuDxe: Add RISC-V CPU DXE driver.Abner Chang5-0/+590
2020-08-22ProcessorPkg/PeiServicesTablePointerLibOpenSbi:Abner Chang3-0/+179
2020-08-22ProcessorPkg/Library: Add RiscVEdk2SbiLibDaniel Schaefer3-0/+1488
2020-08-22ProcessorPkg/Library: Add RiscVOpensbiLibDaniel Schaefer3-0/+221
2020-08-22ProcessorPkg/RiscVOpensbLib: Add opensbi submoduleDaniel Schaefer1-0/+0
2020-08-22ProcessorPkg/Library: Add RISC-V timer libraryAbner Chang2-0/+233
2020-08-22ProcessorPkg/Library: Add RISC-V exception libraryAbner Chang5-0/+469
2020-08-22ProcessorPkg/Library: RISC-V CPU libraryAbner Chang3-0/+216
2020-08-22ProcessorPkg/Include: Add header files of RISC-V processor packageAbner Chang2-0/+243