index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
net
/
dsa
/
mv88e6xxx
/
global1.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-03-18
net: dsa: mv88e6xxx: wrap .set_egress_port method
Marek BehĂșn
1
-17
/
+2
2020-11-18
net: dsa: mv88e6xxx: Wait for EEPROM done after HW reset
Andrew Lunn
1
-0
/
+31
2020-07-25
net: dsa: mv88e6xxx: Use chip-wide max frame size for MTU
Chris Packham
1
-0
/
+17
2020-02-27
net: dsa: mv88e6xxx: Fix masking of egress port
Andrew Lunn
1
-2
/
+2
2020-01-07
net: dsa: mv88e6xxx: Preserve priority when setting CPU port.
Andrew Lunn
1
-0
/
+5
2019-11-11
net: dsa: mv88e6xxx: Add support for port mirroring
Iwan R Timmer
1
-4
/
+14
2019-11-11
net: dsa: mv88e6xxx: Split monitor port configuration
Iwan R Timmer
1
-12
/
+30
2019-08-12
net: dsa: mv88e6xxx: remove wait and update routines
Vivien Didelot
1
-5
/
+0
2019-08-12
net: dsa: mv88e6xxx: introduce wait bit routine
Vivien Didelot
1
-35
/
+14
2019-08-12
net: dsa: mv88e6xxx: introduce wait mask routine
Vivien Didelot
1
-34
/
+13
2019-08-12
net: dsa: mv88e6xxx: wait for 88E6185 PPU disabled
Vivien Didelot
1
-1
/
+1
2019-06-07
Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net
David S. Miller
1
-5
/
+1
2019-06-05
net: dsa: mv88e6xxx: refactor mv88e6352_g1_reset
Rasmus Villemoes
1
-13
/
+1
2019-06-05
net: dsa: mv88e6xxx: add support for mv88e6250
Rasmus Villemoes
1
-0
/
+19
2019-06-05
net: dsa: mv88e6xxx: add mv88e6250_g1_ieee_pri_map
Rasmus Villemoes
1
-0
/
+6
2019-06-03
net: dsa: mv88e6xxx: make mv88e6xxx_g1_stats_wait static
Rasmus Villemoes
1
-1
/
+1
2019-06-03
net: dsa: mv88e6xxx: fix comments and macro names in mv88e6390_g1_mgmt_rsvd2cpu
Rasmus Villemoes
1
-8
/
+8
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152
Thomas Gleixner
1
-5
/
+1
2018-11-11
net: dsa: mv88e6xxx: Fix clearing of stats counters
Andrew Lunn
1
-0
/
+2
2018-05-14
net: dsa: mv88e6xxx: add IEEE and IP mapping ops
Vivien Didelot
1
-0
/
+58
2018-05-14
net: dsa: mv88e6xxx: use helper for 6390 histogram
Vivien Didelot
1
-12
/
+3
2018-05-10
net: dsa: mv88e6xxx: add RMU disable op
Vivien Didelot
1
-0
/
+18
2018-05-10
net: dsa: mv88e6xxx: set device number
Vivien Didelot
1
-0
/
+7
2018-05-10
net: dsa: mv88e6xxx: add a cascade port op
Vivien Didelot
1
-0
/
+23
2017-11-11
net: dsa: mv88e6xxx: Fix stats histogram mode
Andrew Lunn
1
-0
/
+35
2017-06-15
net: dsa: mv88e6xxx: prefix Global Stats macros
Vivien Didelot
1
-10
/
+14
2017-06-15
net: dsa: mv88e6xxx: prefix Global Monitor Control macros
Vivien Didelot
1
-26
/
+39
2017-06-15
net: dsa: mv88e6xxx: prefix Global Control macros
Vivien Didelot
1
-16
/
+16
2017-06-15
net: dsa: mv88e6xxx: prefix Global Switch MAC macros
Vivien Didelot
1
-0
/
+27
2017-06-15
net: dsa: mv88e6xxx: prefix Global Status macros
Vivien Didelot
1
-10
/
+10
2017-06-05
net: dsa: mv88e6xxx: rename chip header
Vivien Didelot
1
-1
/
+1
2017-03-29
net: dsa: fix copyright holder
Vivien Didelot
1
-1
/
+2
2016-12-06
net: dsa: mv88e6xxx: add PPU operations
Vivien Didelot
1
-0
/
+57
2016-12-06
net: dsa: mv88e6xxx: add a soft reset operation
Vivien Didelot
1
-0
/
+121
2016-12-04
net: dsa: mv88e6xxx: Reserved Management frames to CPU
Andrew Lunn
1
-0
/
+27
2016-12-04
net: dsa: mv88e6xxx: Monitor and Management tables
Andrew Lunn
1
-0
/
+69
2016-11-22
net: dsa: mv88e6xxx: Move g1 stats code in global1.[ch]
Andrew Lunn
1
-1
/
+31
2016-11-22
net: dsa: mv88e6xxx: Add mv88e6390 statistics unit init
Andrew Lunn
1
-0
/
+20
2016-11-22
net: dsa: mv88e6xxx: Add mv88e6390 stats snapshot operation
Andrew Lunn
1
-0
/
+16
2016-11-22
net: dsa: mv88e6xxx: Abstract stats_snapshot into ops structure
Andrew Lunn
1
-0
/
+27
2016-09-30
net: dsa: mv88e6xxx: add global1 helpers
Vivien Didelot
1
-0
/
+34