index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
dubhe_fpga_dev_v2024.10
master
pinetabv-devel
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
ddr
/
altera
/
sequencer.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 10
Marek Vasut
1
-4
/
+7
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 9
Marek Vasut
1
-18
/
+17
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 8
Marek Vasut
1
-18
/
+15
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 7
Marek Vasut
1
-12
/
+9
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 6
Marek Vasut
1
-89
/
+88
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 5
Marek Vasut
1
-46
/
+44
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 4
Marek Vasut
1
-17
/
+23
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 3
Marek Vasut
1
-66
/
+60
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 2
Marek Vasut
1
-170
/
+146
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 1
Marek Vasut
1
-221
/
+197
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_writes()
Marek Vasut
1
-12
/
+24
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 5
Marek Vasut
1
-4
/
+13
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 4
Marek Vasut
1
-9
/
+11
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 3
Marek Vasut
1
-4
/
+3
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 2
Marek Vasut
1
-15
/
+15
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 1
Marek Vasut
1
-13
/
+16
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_read_test_all_ranks()
Marek Vasut
1
-15
/
+25
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 7
Marek Vasut
1
-0
/
+6
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 6
Marek Vasut
1
-17
/
+14
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 5
Marek Vasut
1
-6
/
+6
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 4
Marek Vasut
1
-54
/
+49
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 3
Marek Vasut
1
-2
/
+3
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 2
Marek Vasut
1
-10
/
+0
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 1
Marek Vasut
1
-80
/
+70
2015-08-08
ddr: altera: Clean up find_vfifo_read()
Marek Vasut
1
-19
/
+18
2015-08-08
ddr: altera: Clean up rw_mgr_*_vfifo() part 2
Marek Vasut
1
-51
/
+41
2015-08-08
ddr: altera: Clean up rw_mgr_*_vfifo() part 1
Marek Vasut
1
-4
/
+18
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 10
Marek Vasut
1
-17
/
+42
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 9
Marek Vasut
1
-11
/
+11
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 8
Marek Vasut
1
-6
/
+3
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 7
Marek Vasut
1
-5
/
+6
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 6
Marek Vasut
1
-31
/
+9
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 5
Marek Vasut
1
-55
/
+72
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 4
Marek Vasut
1
-31
/
+10
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 3
Marek Vasut
1
-9
/
+12
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 2
Marek Vasut
1
-20
/
+20
2015-08-08
ddr: altera: Clean up sdr_*_phase() part 1
Marek Vasut
1
-3
/
+3
2015-08-08
ddr: altera: Clean up sdr_find_window_centre() part 3
Marek Vasut
1
-15
/
+20
2015-08-08
ddr: altera: Clean up sdr_find_window_centre() part 2
Marek Vasut
1
-16
/
+15
2015-08-08
ddr: altera: Clean up sdr_find_window_centre() part 1
Marek Vasut
1
-32
/
+32
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_i...
Marek Vasut
1
-56
/
+47
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_i...
Marek Vasut
1
-7
/
+1
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_i...
Marek Vasut
1
-10
/
+8
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_i...
Marek Vasut
1
-31
/
+30
2015-08-08
ddr: altera: Clean up rw_mgr_mem_calibrate_read_test_patterns()
Marek Vasut
1
-46
/
+50
2015-08-08
ddr: altera: Zap rw_mgr_mem_calibrate_read_test_patterns_all_ranks()
Marek Vasut
1
-9
/
+2
2015-08-08
ddr: altera: Minor rw_mgr_mem_calibrate_read_load_patterns() cleanup
Marek Vasut
1
-6
/
+14
2015-08-08
ddr: altera: Extract Centering DQ/DQS from rw_mgr_mem_calibrate_vfifo()
Marek Vasut
1
-27
/
+57
2015-08-08
ddr: altera: Extract DQS enable calibration from rw_mgr_mem_calibrate_vfifo()
Marek Vasut
1
-3
/
+29
2015-08-08
ddr: altera: Extract guaranteed write from rw_mgr_mem_calibrate_vfifo()
Marek Vasut
1
-22
/
+54
[prev]
[next]