index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
dubhe_fpga_dev_v2024.10
master
pinetabv-devel
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
cpu
/
riscv_cpu.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-02-02
common: Drop asm/global_data.h from common header
Simon Glass
1
-0
/
+1
2020-12-14
dm: treewide: Rename ..._platdata variables to just ..._plat
Simon Glass
1
-1
/
+1
2020-12-14
dm: treewide: Rename 'platdata' variables to just 'plat'
Simon Glass
1
-1
/
+1
2020-07-25
cpu: Convert the methods to use a const udevice *
Simon Glass
1
-4
/
+4
2020-07-24
Revert "Merge tag 'dm-pull-20jul20' of git://git.denx.de/u-boot-dm"
Tom Rini
1
-4
/
+4
2020-07-20
cpu: Convert the methods to use a const udevice *
Simon Glass
1
-4
/
+4
2020-07-01
riscv: cpu: check and append L1 cache to cpu features
Sagar Shrikant Kadam
1
-0
/
+12
2020-07-01
riscv: cpu: correctly handle the setting of CPU_FEAT_MMU bit
Sagar Shrikant Kadam
1
-4
/
+1
2020-07-01
riscv: Enable cpu clock if it is present
Sean Anderson
1
-0
/
+20
2020-07-01
riscv: Try to get cpu frequency from a "clocks" node if it exists
Sean Anderson
1
-1
/
+18
2020-05-19
common: Drop linux/bitops.h from common header
Simon Glass
1
-0
/
+1
2020-05-19
common: Drop log.h from common header
Simon Glass
1
-0
/
+1
2019-09-03
riscv: cpu: Skip unavailable hart in the get_count() op
Bin Meng
1
-0
/
+4
2019-02-27
cpu: Bind timer driver for boot hart
Atish Patra
1
-3
/
+4
2018-12-18
cpu: Add a RISC-V CPU driver
Bin Meng
1
-0
/
+116