index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
Age
Commit message (
Expand
)
Author
Files
Lines
2020-04-28
Merge tag 'u-boot-amlogic-20200428' of https://gitlab.denx.de/u-boot/custodia...
Tom Rini
1
-0
/
+2
2020-04-28
clk: meson: g12a: add missing SD_EMMC_A controller gates
Neil Armstrong
1
-0
/
+2
2020-04-27
ARC: HSDK: CGU: add support for timer clock
Eugeniy Paltsev
1
-3
/
+6
2020-04-24
clk: actions: Add common clock driver
Amit Singh Tomar
4
-34
/
+112
2020-04-24
arm: dts: sync dts for Action Semi S900
Amit Singh Tomar
1
-3
/
+3
2020-04-22
clk: armada-37xx-periph: fix DDR PHY clock divider values
Marek BehĂșn
1
-2
/
+2
2020-04-18
clk: imx: add i.IMXRT1020 clk driver
Giulio Benetti
3
-0
/
+244
2020-04-18
clk: imx: clk-imxrt1050: add set_parent() callback
Giulio Benetti
1
-0
/
+19
2020-04-18
clk: imx: clk-imxrt1050: setup PLL5 for video in non-SPL
Giulio Benetti
1
-1
/
+8
2020-04-18
clk: imx: clk-imxrt1050: fix typo in clock name "video:"
Giulio Benetti
1
-1
/
+1
2020-04-18
clk: imx: pllv3: add enable_bit
Giulio Benetti
1
-0
/
+9
2020-04-17
Merge tag 'arc-fixes-for-2020.07-rc1' of https://gitlab.denx.de/u-boot/custod...
Tom Rini
1
-1
/
+2
2020-04-16
ARC: HSDK: CGU: fix tunnel clock calculation
Eugeniy Paltsev
1
-1
/
+2
2020-04-16
dm: core: remove the duplicated function dm_ofnode_pre_reloc
Patrick Delaunay
2
-2
/
+2
2020-04-15
configs: stm32mp1: replace STM32MP1_TRUSTED by TFABOOT
Patrick Delaunay
1
-1
/
+1
2020-04-13
Merge branch 'next'
Tom Rini
4
-3
/
+32
2020-04-08
Merge tag 'u-boot-amlogic-20200406' of https://gitlab.denx.de/u-boot/custodia...
Tom Rini
3
-0
/
+22
2020-04-08
Merge tag 'xilinx-for-v2020.07' of https://gitlab.denx.de/u-boot/custodians/u...
Tom Rini
2
-1
/
+9
2020-04-06
clk: meson: reset mmc clock on probe
Jerome Brunet
3
-0
/
+21
2020-04-06
clk: meson-g12a: missing break
Heinrich Schuchardt
1
-0
/
+1
2020-04-06
clk: socfpga: Read the clock parent's register base in probe function
Chee Hong Ang
1
-22
/
+18
2020-04-02
clk: rk3399: Set empty for vopl assigned-clocks
Jagan Teki
1
-0
/
+7
2020-03-30
clk: renesas: Switch to fdtdec_get_addr_size_auto_noparent() on Gen2
Marek Vasut
1
-1
/
+2
2020-03-24
clk: stm32mp1: add SPI5_K support
Patrick Delaunay
1
-0
/
+7
2020-03-24
clk: stm32mp1: correct CKSELR masks
Patrick Delaunay
1
-3
/
+3
2020-03-05
x86: remove dead code in intel_clk_get_rate()
Heinrich Schuchardt
1
-4
/
+0
2020-02-28
versal: drivers: clk: Fix invalid clock name queries
Rajan Vaja
1
-0
/
+6
2020-02-14
Merge tag 'u-boot-stm32-20200214' of https://gitlab.denx.de/u-boot/custodians...
Tom Rini
1
-4
/
+5
2020-02-13
clk: stm32mp1: solve type issue in stm32mp1_lse_enable and stm32mp1_clktree
Patrick Delaunay
1
-4
/
+5
2020-02-12
CLK: HSDK: fix HDMI clock calculation
Eugeniy Paltsev
1
-10
/
+21
2020-02-12
CLK: HSDK: Check for PLL bypass firstly
Eugeniy Paltsev
1
-4
/
+4
2020-02-11
Merge tag 'dm-pull-6feb20' of https://gitlab.denx.de/u-boot/custodians/u-boot-dm
Tom Rini
47
-6
/
+79
2020-02-07
x86: Add a clock driver for Intel devices
Simon Glass
4
-0
/
+58
2020-02-06
dm: core: Create a new header file for 'compat' features
Simon Glass
30
-0
/
+34
2020-02-06
dm: core: Require users of devres to include the header
Simon Glass
27
-1
/
+40
2020-02-06
clk: Rename free() to rfree()
Simon Glass
4
-5
/
+5
2020-01-30
arm: rockchip: Add common cru.h
Jagan Teki
2
-39
/
+39
2020-01-26
clk: imx: pllv3: fix potential 'divide by zero' in av_set_rate()
Giulio Benetti
1
-2
/
+8
2020-01-26
clk: imx: pllv3: fix potential 'divide by zero' in av_get_rate()
Giulio Benetti
1
-0
/
+3
2020-01-26
clk: imx: pllv3: fix potential 'divide by zero' in sys_get_rate()
Giulio Benetti
1
-2
/
+8
2020-01-26
clk: Fix error checking of dev_read_addr_ptr
Sean Anderson
3
-3
/
+3
2020-01-26
clk: uclass: clk_get_by_name() must not be available if CONFIG_OF_PLATDATA is...
Giulio Benetti
1
-1
/
+1
2020-01-26
clk: show more error info when uclass_get_device_by_name
Peng Fan
1
-2
/
+4
2020-01-26
clk: mediatek: use unsigned type for returning the clk rate
Fabien Parent
1
-1
/
+1
2020-01-20
Merge tag '2020-01-20-ti-2020.04' of https://gitlab.denx.de/u-boot/custodians...
Tom Rini
1
-2
/
+1
2020-01-20
clk: sci-clk: add slack to clk-set-rate passed to firmware
Lokesh Vutla
1
-2
/
+1
2020-01-17
common: Move get_tbclk() to time.h
Simon Glass
1
-0
/
+1
2020-01-17
common: Move clock functions into a new file
Simon Glass
1
-0
/
+1
2020-01-16
clk: mediatek: fix clock-rate overflow problem
Sam Shih
1
-3
/
+3
2020-01-16
clk: mediatek: add driver for MT7622
Sam Shih
2
-0
/
+679
[next]