index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
dubhe_fpga_dev_v2024.10
master
pinetabv-devel
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
doc
/
README.fsl-ddr
Age
Commit message (
Expand
)
Author
Files
Lines
2016-03-21
driver/ddr/fsl: Add address parity support for DDR4 UDIMM/discrete
Shengzhou Liu
1
-0
/
+9
2016-02-06
Use correct spelling of "U-Boot"
Bin Meng
1
-5
/
+5
2013-01-30
README.fsl-ddr typos and update to reflect hotkey
James Yang
1
-14
/
+21
2013-01-30
Add copy command to FSL DDR interactive
James Yang
1
-0
/
+5
2013-01-30
powerpc/mpc8xxx: Enable entering DDR debugging by key press
York Sun
1
-0
/
+7
2012-10-22
powerpc/mpc8xxx: Add auto select bank interleaving mode
York Sun
1
-0
/
+5
2012-08-23
powerpc/mpc8xxx: Enable 3-way and 4-way DDR interleaving
York Sun
1
-2
/
+34
2012-03-27
doc: Fix some typos in different files
Thomas Weber
1
-2
/
+2
2011-10-10
powerpc/8xxx: Add support for interactive DDR programming interface
York Sun
1
-0
/
+150
2011-09-30
powerpc/mpc8xxx: Add DDR2 to unified DDR driver
York Sun
1
-0
/
+52
2011-02-03
Minor Coding Style Cleanup.
Wolfgang Denk
1
-42
/
+42
2011-01-20
mpc85xx: Enable unique mode registers and dynamic ODT for DDR3
York Sun
1
-1
/
+66
2011-01-20
mpc8xxx: Enable ECC on/off control in hwconfig
York Sun
1
-0
/
+7
2010-10-20
Add memory test feature for mpc85xx POST.
York Sun
1
-0
/
+14
2010-07-26
powerpc/8xxx: Enabled address hashing for 85xx
york
1
-2
/
+13
2010-07-26
powerpc/8xxx: Fix bug in memctrl interleaving & bank interleaving on cs0~cs4
york
1
-0
/
+3
2010-07-26
powerpc/8xxx: Enabled hwconfig for memory interleaving
Kumar Gala
1
-11
/
+14
2008-10-18
Check DDR interleaving mode
Haiying Wang
1
-0
/
+69