index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
dubhe_fpga_dev_v2024.10
master
pinetabv-devel
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
x86
/
dts
/
baytrail_som-db5800-som-6867.dts
Age
Commit message (
Expand
)
Author
Files
Lines
2021-08-02
x86: dts: Define a default TSC timer frequency
Bin Meng
1
-1
/
+1
2021-08-02
x86: dts: Add "m25p,fast-read" to SPI flash node
Bin Meng
1
-0
/
+1
2020-11-06
x86: Provide default SMBIOS manufacturer/product
Simon Glass
1
-0
/
+2
2019-04-12
x86: dts: switch spi-flash to jedec, spi-nor compatible
Neil Armstrong
1
-1
/
+1
2018-07-20
x86: Switch to use DM sysreset driver
Bin Meng
1
-0
/
+1
2018-05-07
SPDX: Convert all of our single license tags to Linux Kernel style
Tom Rini
1
-2
/
+1
2017-06-05
x86: baytrail: Change lpe/lpss-sio/scc FSP properties to integer
Bin Meng
1
-2
/
+2
2017-06-05
x86: baytrail: Use macros instead of magic numbers for FSP settings
Bin Meng
1
-7
/
+8
2017-06-05
x86: baytrail: Remove "serial-debug-port-*" settings
Bin Meng
1
-2
/
+0
2017-06-05
x86: baytrail: Change "fsp, mrc-init-tseg-size" default value to 1
Bin Meng
1
-1
/
+1
2017-05-17
x86: ich6_gpio: Add use-lvl-write-cache for I/O access mode
Bin Meng
1
-0
/
+6
2016-08-16
x86: som-db5800-som-6867: fix SERIRQ on reset
George McCollister
1
-0
/
+6
2016-07-12
x86: Add Advantech SOM-DB5800/SOM-6867 support
George McCollister
1
-0
/
+289