summaryrefslogtreecommitdiff
path: root/arch/arm/mach-socfpga/include
AgeCommit message (Expand)AuthorFilesLines
2018-12-20arm: socfpga: stratix10: Add Stratix10 FPGA into FPGA device tableAng, Chee Hong1-2/+2
2018-12-20arm: socfpga: stratix10: Add macros for mailbox's argumentsAng, Chee Hong1-0/+6
2018-12-20arm: socfpga: stratix10: Add generic FPGA reconfig mailbox API for S10Ang, Chee Hong1-1/+2
2018-11-29arm: socfpga: fix SPL booting from fpga OnChip RAMSimon Goldschmidt2-0/+10
2018-10-03arm: socfpga: Remove unused function socfpga_emac_manage_reset()Ley Foon Tan1-2/+0
2018-09-15socfpga: stratix10: fix sdram_calculate_sizeDalon Westergreen1-1/+1
2018-08-24ARM: socfpga: Reorder Arria10 SPLMarek Vasut2-1/+7
2018-08-15arm: socfpga: Fix SYSMGR_FPGAINTF_EMACx bit maskLey Foon Tan1-3/+3
2018-08-13ARM: socfpga: clk: Convert to clock frameworkMarek Vasut1-6/+0
2018-08-13ARM: socfpga: Zap unused reset codeMarek Vasut1-3/+0
2018-08-13ARM: socfpga: Zap all the UART handling complexityMarek Vasut2-7/+0
2018-08-13arm: socfpga: gen5: combine some init code for SPL and U-BootSimon Goldschmidt1-0/+4
2018-07-12ddr: altera: stratix10: Add DDR support for Stratix10 SoCLey Foon Tan1-0/+183
2018-07-12arm: socfpga: stratix10: Add SPL driver for Stratix10 SoCLey Foon Tan1-0/+120
2018-07-12arm: socfpga: stratix10: Add mailbox support for Stratix10 SoCLey Foon Tan1-0/+144
2018-07-12arm: socfpga: misc: Move bridge command to misc commonLey Foon Tan1-0/+2
2018-05-20SPDX: Fixup SPDX tags in a few new filesTom Rini1-2/+1
2018-05-18arm: socfpga: stratix10: Add pinmux support for Stratix10 SoCLey Foon Tan2-1/+180
2018-05-18arm: socfpga: stratix10: Add reset manager driver for Stratix10 SoCLey Foon Tan2-0/+118
2018-05-18arm: socfpga: stratix10: Add clock manager driver for Stratix10 SoCLey Foon Tan3-0/+246
2018-05-18arm: socfpga: stratix10: Add watchdog and firewall base addressesLey Foon Tan1-0/+11
2018-05-18ARM: socfpga: Fix Documentation errors in scu_registersBen Kalo1-2/+2
2018-05-18ARM: socfpga: Add DDR driver for Arria 10Tien Fong Chee2-0/+4
2018-05-18ARM: socfpga: Rename the gen5 sdram driver to more specific nameTien Fong Chee2-429/+445
2018-05-18ARM: socfpga: Repair A10 EMAC reset handlingMarek Vasut1-0/+2
2018-05-18ARM: socfpga: Sync A10 clock manager binding parserMarek Vasut1-1/+1
2018-05-18ARM: socfpga: Zap CONFIG_SOCFPGA_VIRTUAL_TARGETMarek Vasut1-4/+0
2018-05-08ARM: socfpga: Add boot trampoline for Arria10Marek Vasut1-2/+2
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini26-52/+26
2018-04-17arm: socfpga: stratix10: Add base address map for Statix10 SoCChin Liang See1-0/+33
2017-11-22socfpga: boot0 hook: adjust to unified boot0 semanticsPhilipp Tomsich1-0/+3
2017-07-26arm: socfpga: Add FPGA driver support for Arria 10Tien Fong Chee2-0/+102
2017-07-26arm: socfpga: Restructure FPGA driver in the preparation to support A10Tien Fong Chee2-56/+80
2017-07-26arm: socfpga: Remove unused passing parameter of socfpga_bridges_resetTien Fong Chee1-1/+1
2017-05-18arm: socfpga: Add misc support for Arria 10Ley Foon Tan1-0/+6
2017-05-18arm: socfpga: Add pinmux for Arria 10Ley Foon Tan1-0/+17
2017-05-18arm: socfpga: Add sdram header file for Arria 10Ley Foon Tan1-0/+380
2017-05-18arm: socfpga: Add system manager for Arria 10Ley Foon Tan2-11/+144
2017-05-18arm: socfpga: Add clock driver for Arria 10Ley Foon Tan2-0/+227
2017-05-18arm: socfpga: Add reset driver support for Arria 10Ley Foon Tan2-0/+149
2017-05-18arm: socfpga: Add A10 macrosLey Foon Tan1-1/+7
2017-05-18arm: socfpga: Restructure misc driverLey Foon Tan1-0/+25
2017-05-18arm: socfpga: Restructure system managerLey Foon Tan2-118/+132
2017-05-18arm: socfpga: Restructure reset manager driverLey Foon Tan2-41/+57
2017-05-18arm: socfpga: Restructure clock manager driverLey Foon Tan2-307/+331
2017-04-14ARM: socfpga: boot0 hook: remove macro from boot0 header fileChee, Tien Fong1-14/+10
2017-02-08arm: socfpga: set the mpuclk divider in the Altera group registerDinh Nguyen1-0/+3
2016-12-06ARM: socfpga: Add boot0 hook to prevent SPL corruptionMarek Vasut1-0/+28
2016-10-27ddr: altera: Configuring SDRAM extra cycles timing parametersChin Liang See1-1/+7
2016-04-10arm: socfpga: Nuke useless includeMarek Vasut1-12/+0
generated by cgit v1.2.3 (git 2.39.0) at 2025-03-07 11:26:50 +0300