index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
dubhe_fpga_dev_v2024.10
master
pinetabv-devel
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mach-socfpga
/
include
/
mach
Age
Commit message (
Expand
)
Author
Files
Lines
2021-08-25
ddr: altera: Add SDRAM driver for Intel N5X device
Tien Fong Chee
2
-1
/
+15
2021-08-25
arm: socfpga: Add clock manager for Intel N5X device
Siew Chin Lim
2
-0
/
+14
2021-08-25
arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.h
Siew Chin Lim
5
-5
/
+1
2021-08-24
arm: socfpga: Add handoff data support for Intel N5X device
Tien Fong Chee
1
-5
/
+33
2021-08-24
arm: socfpga: Add base address for Intel N5X device
Siew Chin Lim
1
-1
/
+2
2021-08-24
arm: socfpga: Changed base_addr_s10.h to base_addr_soc64.h
Siew Chin Lim
1
-4
/
+4
2021-04-08
arm: socfpga: smc: Add function to get usercode
Siew Chin Lim
1
-0
/
+1
2021-04-08
arm: socfpga: Changed to store QSPI reference clock in kHz
Siew Chin Lim
2
-1
/
+19
2021-04-08
arm: socfpga: Move Stratix10 and Agilex clock manager common code
Siew Chin Lim
4
-4
/
+1
2021-04-08
arm: socfpga: Restructure Stratix10 and Agilex handoff code
Siew Chin Lim
2
-5
/
+22
2021-04-08
arm: socfpga: Rearrange sequence of macros in handoff_soc64.h
Siew Chin Lim
1
-10
/
+12
2021-04-08
arm: socfpga: Rename Stratix10 and Agilex handoff common macros
Siew Chin Lim
2
-39
/
+39
2021-03-15
Merge tag 'v2021.04-rc4' into next
Tom Rini
4
-4
/
+66
2021-03-08
arm: socfpga: soc64: Support Vendor Authorized Boot (VAB)
Siew Chin Lim
2
-0
/
+64
2021-03-08
arm: socfpga: Move Stratix10 and Agilex to use TARGET_SOCFPGA_SOC64
Siew Chin Lim
2
-4
/
+2
2021-03-02
reset: Remove addr parameter from reset_cpu()
Harald Seiler
1
-1
/
+1
2021-01-15
arm: socfpga: Add secure register access helper functions for SoC 64bits
Siew Chin Lim
1
-0
/
+19
2021-01-15
arm: socfpga: soc64: Add SMC helper function for Intel SOCFPGA (64bits)
Chee Hong Ang
1
-0
/
+13
2020-10-21
arm: socfpga: fix Gen5 enable of EMAC via FPGA
Ralph Siemsen
1
-2
/
+2
2020-10-09
arm: socfpga: mailbox: Update mailbox response codes
Ley Foon Tan
1
-2
/
+36
2020-10-09
arm: socfpga: soc64: Document down boot_scratch_cold register usage
Chin Liang See
1
-0
/
+8
2020-10-09
arm: socfpga: soc64: Show reset state in SPL
Chee Hong Ang
1
-0
/
+1
2020-10-09
arm: socfpga: soc64: Add SDM triggered warm reset bit mask
Chee Hong Ang
1
-2
/
+9
2020-09-03
arm: socfpga: soc64: Check FPGA Config status register before bridge reset
Chee Hong Ang
2
-1
/
+10
2020-07-01
socfpga: Mark socfpga_fpga_add() as static inline in the non-FPGA case
Tom Rini
1
-1
/
+1
2020-05-19
common: Drop linux/bitops.h from common header
Simon Glass
11
-0
/
+16
2020-05-19
Use __ASSEMBLY__ as the assembly macros
Simon Glass
4
-6
/
+6
2020-04-27
arm: socfpga: stratix10: Fix incorrect CLKMGR_S10_PERPLL_BYPASS offset
Ley Foon Tan
1
-1
/
+1
2020-03-31
arm: socfpga: Add onchip RAM size macro
Ley Foon Tan
2
-0
/
+4
2020-02-05
ddr: altera: Add DDR2 support to Gen5 driver
Marek Vasut
1
-9
/
+37
2020-01-07
arm: socfpga: stratix10: Enable SMMU access
Thor Thayer
1
-0
/
+7
2020-01-07
arm: agilex: Add clock handoff offset for Agilex
Ley Foon Tan
1
-2
/
+7
2020-01-07
arm: socfpga: agilex: Add clock wrapper functions
Ley Foon Tan
2
-0
/
+16
2020-01-07
arm: socfpga: Fix CLKMGR_INTOSC_HZ to 400MHz
Ley Foon Tan
1
-3
/
+1
2020-01-07
arm: socfpga: Move Stratix10 and Agilex clock manager common code
Ley Foon Tan
2
-13
/
+26
2020-01-07
arm: socfpga: agilex: Add system manager support
Ley Foon Tan
1
-1
/
+2
2020-01-07
arm: socfpga: Move Stratix10 and Agilex system manager common code
Ley Foon Tan
3
-125
/
+124
2020-01-07
arm: socfpga: agilex: Add reset manager support
Ley Foon Tan
1
-1
/
+2
2020-01-07
arm: socfpga: Move Stratix10 and Agilex reset manager common code
Ley Foon Tan
3
-96
/
+39
2020-01-07
arm: socfpga: Move firewall code to firewall file
Ley Foon Tan
1
-4
/
+6
2020-01-07
arm: socfpga: agilex: Add base address for Intel Agilex SoC
Ley Foon Tan
1
-0
/
+4
2020-01-07
arm: socfpga: Convert clock manager from struct to defines
Ley Foon Tan
4
-215
/
+147
2020-01-07
arm: socfpga: Convert system manager from struct to defines
Ley Foon Tan
4
-285
/
+118
2020-01-07
arm: socfpga: Convert reset manager from struct to defines
Ley Foon Tan
5
-75
/
+26
2019-11-21
socfpga: fix include guard in misc.h (arch vs. global)
Simon Goldschmidt
1
-3
/
+3
2019-07-21
arm: socfpga: rst: add register definition for cold reset
Simon Goldschmidt
1
-0
/
+1
2019-05-24
ARM: socfpga: Pull PL310 clearing into common code
Marek Vasut
1
-0
/
+1
2019-05-14
arm: sofcpga: s10: remove unused ad-hoc reset code
Simon Goldschmidt
1
-1
/
+0
2019-05-14
arm: socfpga: remove re-added ad-hoc reset code
Simon Goldschmidt
1
-1
/
+0
2019-05-10
spl: socfpga: Implement fpga bitstream loading with socfpga loadfs
Tien Fong Chee
1
-0
/
+1
[next]