blob: b4ea8cae2757b45e7c49396143b42df88bc4d218 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright 2016-2018 HabanaLabs, Ltd.
* All Rights Reserved.
*
*/
/************************************
** This is an auto-generated file **
** DO NOT EDIT BELOW **
************************************/
#ifndef ASIC_REG_STLB_MASKS_H_
#define ASIC_REG_STLB_MASKS_H_
/*
*****************************************
* STLB (Prototype: STLB)
*****************************************
*/
/* STLB_CACHE_INV */
#define STLB_CACHE_INV_PRODUCER_INDEX_SHIFT 0
#define STLB_CACHE_INV_PRODUCER_INDEX_MASK 0xFF
#define STLB_CACHE_INV_INDEX_MASK_SHIFT 8
#define STLB_CACHE_INV_INDEX_MASK_MASK 0xFF00
/* STLB_CACHE_INV_BASE_39_8 */
#define STLB_CACHE_INV_BASE_39_8_PA_SHIFT 0
#define STLB_CACHE_INV_BASE_39_8_PA_MASK 0xFFFFFFFF
/* STLB_CACHE_INV_BASE_49_40 */
#define STLB_CACHE_INV_BASE_49_40_PA_SHIFT 0
#define STLB_CACHE_INV_BASE_49_40_PA_MASK 0x3FF
/* STLB_STLB_FEATURE_EN */
#define STLB_STLB_FEATURE_EN_STLB_CTRL_MULTI_PAGE_SIZE_EN_SHIFT 0
#define STLB_STLB_FEATURE_EN_STLB_CTRL_MULTI_PAGE_SIZE_EN_MASK 0x1
#define STLB_STLB_FEATURE_EN_MULTI_PAGE_SIZE_EN_SHIFT 1
#define STLB_STLB_FEATURE_EN_MULTI_PAGE_SIZE_EN_MASK 0x2
#define STLB_STLB_FEATURE_EN_LOOKUP_EN_SHIFT 2
#define STLB_STLB_FEATURE_EN_LOOKUP_EN_MASK 0x4
#define STLB_STLB_FEATURE_EN_BYPASS_SHIFT 3
#define STLB_STLB_FEATURE_EN_BYPASS_MASK 0x8
#define STLB_STLB_FEATURE_EN_BANK_STOP_SHIFT 4
#define STLB_STLB_FEATURE_EN_BANK_STOP_MASK 0x10
#define STLB_STLB_FEATURE_EN_TRACE_EN_SHIFT 5
#define STLB_STLB_FEATURE_EN_TRACE_EN_MASK 0x20
#define STLB_STLB_FEATURE_EN_FOLLOWER_EN_SHIFT 6
#define STLB_STLB_FEATURE_EN_FOLLOWER_EN_MASK 0x40
#define STLB_STLB_FEATURE_EN_CACHING_EN_SHIFT 7
#define STLB_STLB_FEATURE_EN_CACHING_EN_MASK 0xF80
/* STLB_STLB_AXI_CACHE */
#define STLB_STLB_AXI_CACHE_STLB_CTRL_ARCACHE_SHIFT 0
#define STLB_STLB_AXI_CACHE_STLB_CTRL_ARCACHE_MASK 0xF
#define STLB_STLB_AXI_CACHE_STLB_CTRL_AWCACHE_SHIFT 4
#define STLB_STLB_AXI_CACHE_STLB_CTRL_AWCACHE_MASK 0xF0
#define STLB_STLB_AXI_CACHE_INV_ARCACHE_SHIFT 8
#define STLB_STLB_AXI_CACHE_INV_ARCACHE_MASK 0xF00
/* STLB_HOP_CONFIGURATION */
#define STLB_HOP_CONFIGURATION_FIRST_HOP_SHIFT 0
#define STLB_HOP_CONFIGURATION_FIRST_HOP_MASK 0x7
#define STLB_HOP_CONFIGURATION_FIRST_LOOKUP_HOP_SHIFT 4
#define STLB_HOP_CONFIGURATION_FIRST_LOOKUP_HOP_MASK 0x70
#define STLB_HOP_CONFIGURATION_LAST_HOP_SHIFT 8
#define STLB_HOP_CONFIGURATION_LAST_HOP_MASK 0x700
/* STLB_LINK_LIST_LOOKUP_MASK_49_32 */
#define STLB_LINK_LIST_LOOKUP_MASK_49_32_R_SHIFT 0
#define STLB_LINK_LIST_LOOKUP_MASK_49_32_R_MASK 0x3FFFF
/* STLB_LINK_LIST_LOOKUP_MASK_31_0 */
#define STLB_LINK_LIST_LOOKUP_MASK_31_0_R_SHIFT 0
#define STLB_LINK_LIST_LOOKUP_MASK_31_0_R_MASK 0xFFFFFFFF
/* STLB_LINK_LIST */
#define STLB_LINK_LIST_CLEAR_SHIFT 0
#define STLB_LINK_LIST_CLEAR_MASK 0x1
#define STLB_LINK_LIST_EN_SHIFT 1
#define STLB_LINK_LIST_EN_MASK 0x2
/* STLB_INV_ALL_START */
#define STLB_INV_ALL_START_R_SHIFT 0
#define STLB_INV_ALL_START_R_MASK 0x1
/* STLB_INV_ALL_SET */
#define STLB_INV_ALL_SET_R_SHIFT 0
#define STLB_INV_ALL_SET_R_MASK 0xFF
/* STLB_INV_PS */
#define STLB_INV_PS_R_SHIFT 0
#define STLB_INV_PS_R_MASK 0x3
/* STLB_INV_CONSUMER_INDEX */
#define STLB_INV_CONSUMER_INDEX_R_SHIFT 0
#define STLB_INV_CONSUMER_INDEX_R_MASK 0xFF
/* STLB_INV_HIT_COUNT */
#define STLB_INV_HIT_COUNT_R_SHIFT 0
#define STLB_INV_HIT_COUNT_R_MASK 0x7FF
/* STLB_INV_SET */
#define STLB_INV_SET_R_SHIFT 0
#define STLB_INV_SET_R_MASK 0xFF
/* STLB_SRAM_INIT */
#define STLB_SRAM_INIT_BUSY_TAG_SHIFT 0
#define STLB_SRAM_INIT_BUSY_TAG_MASK 0x3
#define STLB_SRAM_INIT_BUSY_SLICE_SHIFT 2
#define STLB_SRAM_INIT_BUSY_SLICE_MASK 0xC
#define STLB_SRAM_INIT_BUSY_DATA_SHIFT 4
#define STLB_SRAM_INIT_BUSY_DATA_MASK 0x10
#endif /* ASIC_REG_STLB_MASKS_H_ */
|
