1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
|
/*
* Copyright (C) 2017 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _uvd_7_0_SH_MASK_HEADER
#define _uvd_7_0_SH_MASK_HEADER
// addressBlock: uvd0_uvd_pg_dec
//UVD_POWER_STATUS
#define UVD_POWER_STATUS__UVD_POWER_STATUS__SHIFT 0x0
#define UVD_POWER_STATUS__UVD_PG_MODE__SHIFT 0x2
#define UVD_POWER_STATUS__UVD_STATUS_CHECK_TIMEOUT__SHIFT 0x3
#define UVD_POWER_STATUS__PWR_ON_CHECK_TIMEOUT__SHIFT 0x4
#define UVD_POWER_STATUS__PWR_OFF_CHECK_TIMEOUT__SHIFT 0x5
#define UVD_POWER_STATUS__UVD_PGFSM_TIMEOUT_MODE__SHIFT 0x6
#define UVD_POWER_STATUS__UVD_PG_EN__SHIFT 0x8
#define UVD_POWER_STATUS__PAUSE_DPG_REQ__SHIFT 0x9
#define UVD_POWER_STATUS__PAUSE_DPG_ACK__SHIFT 0xa
#define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x00000003L
#define UVD_POWER_STATUS__UVD_PG_MODE_MASK 0x00000004L
#define UVD_POWER_STATUS__UVD_STATUS_CHECK_TIMEOUT_MASK 0x00000008L
#define UVD_POWER_STATUS__PWR_ON_CHECK_TIMEOUT_MASK 0x00000010L
#define UVD_POWER_STATUS__PWR_OFF_CHECK_TIMEOUT_MASK 0x00000020L
#define UVD_POWER_STATUS__UVD_PGFSM_TIMEOUT_MODE_MASK 0x000000C0L
#define UVD_POWER_STATUS__UVD_PG_EN_MASK 0x00000100L
#define UVD_POWER_STATUS__PAUSE_DPG_REQ_MASK 0x00000200L
#define UVD_POWER_STATUS__PAUSE_DPG_ACK_MASK 0x00000400L
//UVD_DPG_RBC_RB_CNTL
#define UVD_DPG_RBC_RB_CNTL__RB_BUFSZ__SHIFT 0x0
#define UVD_DPG_RBC_RB_CNTL__RB_BLKSZ__SHIFT 0x8
#define UVD_DPG_RBC_RB_CNTL__RB_NO_FETCH__SHIFT 0x10
#define UVD_DPG_RBC_RB_CNTL__RB_WPTR_POLL_EN__SHIFT 0x14
#define UVD_DPG_RBC_RB_CNTL__RB_NO_UPDATE__SHIFT 0x18
#define UVD_DPG_RBC_RB_CNTL__RB_RPTR_WR_EN__SHIFT 0x1c
#define UVD_DPG_RBC_RB_CNTL__RB_BUFSZ_MASK 0x0000001FL
#define UVD_DPG_RBC_RB_CNTL__RB_BLKSZ_MASK 0x00001F00L
#define UVD_DPG_RBC_RB_CNTL__RB_NO_FETCH_MASK 0x00010000L
#define UVD_DPG_RBC_RB_CNTL__RB_WPTR_POLL_EN_MASK 0x00100000L
#define UVD_DPG_RBC_RB_CNTL__RB_NO_UPDATE_MASK 0x01000000L
#define UVD_DPG_RBC_RB_CNTL__RB_RPTR_WR_EN_MASK 0x10000000L
//UVD_DPG_RBC_RB_BASE_LOW
#define UVD_DPG_RBC_RB_BASE_LOW__RB_BASE_LOW__SHIFT 0x0
#define UVD_DPG_RBC_RB_BASE_LOW__RB_BASE_LOW_MASK 0xFFFFFFFFL
//UVD_DPG_RBC_RB_BASE_HIGH
#define UVD_DPG_RBC_RB_BASE_HIGH__RB_BASE_HIGH__SHIFT 0x0
#define UVD_DPG_RBC_RB_BASE_HIGH__RB_BASE_HIGH_MASK 0xFFFFFFFFL
//UVD_DPG_RBC_RB_WPTR_CNTL
#define UVD_DPG_RBC_RB_WPTR_CNTL__RB_PRE_WRITE_TIMER__SHIFT 0x0
#define UVD_DPG_RBC_RB_WPTR_CNTL__RB_PRE_WRITE_TIMER_MASK 0x00007FFFL
//UVD_DPG_RBC_RB_RPTR
#define UVD_DPG_RBC_RB_RPTR__RB_RPTR__SHIFT 0x4
#define UVD_DPG_RBC_RB_RPTR__RB_RPTR_MASK 0x007FFFF0L
//UVD_DPG_RBC_RB_WPTR
#define UVD_DPG_RBC_RB_WPTR__RB_WPTR__SHIFT 0x4
#define UVD_DPG_RBC_RB_WPTR__RB_WPTR_MASK 0x007FFFF0L
//UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW
#define UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH
#define UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_DPG_VCPU_CACHE_OFFSET0
#define UVD_DPG_VCPU_CACHE_OFFSET0__CACHE_OFFSET0__SHIFT 0x0
#define UVD_DPG_VCPU_CACHE_OFFSET0__CACHE_OFFSET0_MASK 0x01FFFFFFL
// addressBlock: uvd0_uvdnpdec
//UVD_JPEG_ADDR_CONFIG
#define UVD_JPEG_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0
#define UVD_JPEG_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x3
#define UVD_JPEG_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT 0x6
#define UVD_JPEG_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8
#define UVD_JPEG_ADDR_CONFIG__NUM_BANKS__SHIFT 0xc
#define UVD_JPEG_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10
#define UVD_JPEG_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x13
#define UVD_JPEG_ADDR_CONFIG__NUM_GPUS__SHIFT 0x15
#define UVD_JPEG_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT 0x18
#define UVD_JPEG_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT 0x1a
#define UVD_JPEG_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c
#define UVD_JPEG_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e
#define UVD_JPEG_ADDR_CONFIG__SE_ENABLE__SHIFT 0x1f
#define UVD_JPEG_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define UVD_JPEG_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define UVD_JPEG_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK 0x000000C0L
#define UVD_JPEG_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define UVD_JPEG_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define UVD_JPEG_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define UVD_JPEG_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L
#define UVD_JPEG_ADDR_CONFIG__NUM_GPUS_MASK 0x00E00000L
#define UVD_JPEG_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define UVD_JPEG_ADDR_CONFIG__NUM_RB_PER_SE_MASK 0x0C000000L
#define UVD_JPEG_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define UVD_JPEG_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define UVD_JPEG_ADDR_CONFIG__SE_ENABLE_MASK 0x80000000L
//UVD_GPCOM_VCPU_CMD
#define UVD_GPCOM_VCPU_CMD__CMD_SEND__SHIFT 0x0
#define UVD_GPCOM_VCPU_CMD__CMD__SHIFT 0x1
#define UVD_GPCOM_VCPU_CMD__CMD_SOURCE__SHIFT 0x1f
#define UVD_GPCOM_VCPU_CMD__CMD_SEND_MASK 0x00000001L
#define UVD_GPCOM_VCPU_CMD__CMD_MASK 0x7FFFFFFEL
#define UVD_GPCOM_VCPU_CMD__CMD_SOURCE_MASK 0x80000000L
//UVD_GPCOM_VCPU_DATA0
#define UVD_GPCOM_VCPU_DATA0__DATA0__SHIFT 0x0
#define UVD_GPCOM_VCPU_DATA0__DATA0_MASK 0xFFFFFFFFL
//UVD_GPCOM_VCPU_DATA1
#define UVD_GPCOM_VCPU_DATA1__DATA1__SHIFT 0x0
#define UVD_GPCOM_VCPU_DATA1__DATA1_MASK 0xFFFFFFFFL
//UVD_UDEC_ADDR_CONFIG
#define UVD_UDEC_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0
#define UVD_UDEC_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x3
#define UVD_UDEC_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT 0x6
#define UVD_UDEC_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8
#define UVD_UDEC_ADDR_CONFIG__NUM_BANKS__SHIFT 0xc
#define UVD_UDEC_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10
#define UVD_UDEC_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x13
#define UVD_UDEC_ADDR_CONFIG__NUM_GPUS__SHIFT 0x15
#define UVD_UDEC_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT 0x18
#define UVD_UDEC_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT 0x1a
#define UVD_UDEC_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c
#define UVD_UDEC_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e
#define UVD_UDEC_ADDR_CONFIG__SE_ENABLE__SHIFT 0x1f
#define UVD_UDEC_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define UVD_UDEC_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define UVD_UDEC_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK 0x000000C0L
#define UVD_UDEC_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define UVD_UDEC_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define UVD_UDEC_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define UVD_UDEC_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L
#define UVD_UDEC_ADDR_CONFIG__NUM_GPUS_MASK 0x00E00000L
#define UVD_UDEC_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define UVD_UDEC_ADDR_CONFIG__NUM_RB_PER_SE_MASK 0x0C000000L
#define UVD_UDEC_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define UVD_UDEC_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define UVD_UDEC_ADDR_CONFIG__SE_ENABLE_MASK 0x80000000L
//UVD_UDEC_DB_ADDR_CONFIG
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0
#define UVD_UDEC_DB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x3
#define UVD_UDEC_DB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT 0x6
#define UVD_UDEC_DB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_BANKS__SHIFT 0xc
#define UVD_UDEC_DB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x13
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_GPUS__SHIFT 0x15
#define UVD_UDEC_DB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT 0x18
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT 0x1a
#define UVD_UDEC_DB_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e
#define UVD_UDEC_DB_ADDR_CONFIG__SE_ENABLE__SHIFT 0x1f
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define UVD_UDEC_DB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define UVD_UDEC_DB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK 0x000000C0L
#define UVD_UDEC_DB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define UVD_UDEC_DB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_GPUS_MASK 0x00E00000L
#define UVD_UDEC_DB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_RB_PER_SE_MASK 0x0C000000L
#define UVD_UDEC_DB_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define UVD_UDEC_DB_ADDR_CONFIG__SE_ENABLE_MASK 0x80000000L
//UVD_UDEC_DBW_ADDR_CONFIG
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0
#define UVD_UDEC_DBW_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x3
#define UVD_UDEC_DBW_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT 0x6
#define UVD_UDEC_DBW_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_BANKS__SHIFT 0xc
#define UVD_UDEC_DBW_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x13
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS__SHIFT 0x15
#define UVD_UDEC_DBW_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT 0x18
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT 0x1a
#define UVD_UDEC_DBW_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e
#define UVD_UDEC_DBW_ADDR_CONFIG__SE_ENABLE__SHIFT 0x1f
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define UVD_UDEC_DBW_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define UVD_UDEC_DBW_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK 0x000000C0L
#define UVD_UDEC_DBW_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define UVD_UDEC_DBW_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK 0x00E00000L
#define UVD_UDEC_DBW_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_RB_PER_SE_MASK 0x0C000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__SE_ENABLE_MASK 0x80000000L
//UVD_SUVD_CGC_GATE
#define UVD_SUVD_CGC_GATE__SRE__SHIFT 0x0
#define UVD_SUVD_CGC_GATE__SIT__SHIFT 0x1
#define UVD_SUVD_CGC_GATE__SMP__SHIFT 0x2
#define UVD_SUVD_CGC_GATE__SCM__SHIFT 0x3
#define UVD_SUVD_CGC_GATE__SDB__SHIFT 0x4
#define UVD_SUVD_CGC_GATE__SRE_H264__SHIFT 0x5
#define UVD_SUVD_CGC_GATE__SRE_HEVC__SHIFT 0x6
#define UVD_SUVD_CGC_GATE__SIT_H264__SHIFT 0x7
#define UVD_SUVD_CGC_GATE__SIT_HEVC__SHIFT 0x8
#define UVD_SUVD_CGC_GATE__SCM_H264__SHIFT 0x9
#define UVD_SUVD_CGC_GATE__SCM_HEVC__SHIFT 0xa
#define UVD_SUVD_CGC_GATE__SDB_H264__SHIFT 0xb
#define UVD_SUVD_CGC_GATE__SDB_HEVC__SHIFT 0xc
#define UVD_SUVD_CGC_GATE__SCLR__SHIFT 0xd
#define UVD_SUVD_CGC_GATE__UVD_SC__SHIFT 0xe
#define UVD_SUVD_CGC_GATE__ENT__SHIFT 0xf
#define UVD_SUVD_CGC_GATE__IME__SHIFT 0x10
#define UVD_SUVD_CGC_GATE__SIT_HEVC_DEC__SHIFT 0x11
#define UVD_SUVD_CGC_GATE__SIT_HEVC_ENC__SHIFT 0x12
#define UVD_SUVD_CGC_GATE__SRE_MASK 0x00000001L
#define UVD_SUVD_CGC_GATE__SIT_MASK 0x00000002L
#define UVD_SUVD_CGC_GATE__SMP_MASK 0x00000004L
#define UVD_SUVD_CGC_GATE__SCM_MASK 0x00000008L
#define UVD_SUVD_CGC_GATE__SDB_MASK 0x00000010L
#define UVD_SUVD_CGC_GATE__SRE_H264_MASK 0x00000020L
#define UVD_SUVD_CGC_GATE__SRE_HEVC_MASK 0x00000040L
#define UVD_SUVD_CGC_GATE__SIT_H264_MASK 0x00000080L
#define UVD_SUVD_CGC_GATE__SIT_HEVC_MASK 0x00000100L
#define UVD_SUVD_CGC_GATE__SCM_H264_MASK 0x00000200L
#define UVD_SUVD_CGC_GATE__SCM_HEVC_MASK 0x00000400L
#define UVD_SUVD_CGC_GATE__SDB_H264_MASK 0x00000800L
#define UVD_SUVD_CGC_GATE__SDB_HEVC_MASK 0x00001000L
#define UVD_SUVD_CGC_GATE__SCLR_MASK 0x00002000L
#define UVD_SUVD_CGC_GATE__UVD_SC_MASK 0x00004000L
#define UVD_SUVD_CGC_GATE__ENT_MASK 0x00008000L
#define UVD_SUVD_CGC_GATE__IME_MASK 0x00010000L
#define UVD_SUVD_CGC_GATE__SIT_HEVC_DEC_MASK 0x00020000L
#define UVD_SUVD_CGC_GATE__SIT_HEVC_ENC_MASK 0x00040000L
//UVD_SUVD_CGC_CTRL
#define UVD_SUVD_CGC_CTRL__SRE_MODE__SHIFT 0x0
#define UVD_SUVD_CGC_CTRL__SIT_MODE__SHIFT 0x1
#define UVD_SUVD_CGC_CTRL__SMP_MODE__SHIFT 0x2
#define UVD_SUVD_CGC_CTRL__SCM_MODE__SHIFT 0x3
#define UVD_SUVD_CGC_CTRL__SDB_MODE__SHIFT 0x4
#define UVD_SUVD_CGC_CTRL__SCLR_MODE__SHIFT 0x5
#define UVD_SUVD_CGC_CTRL__UVD_SC_MODE__SHIFT 0x6
#define UVD_SUVD_CGC_CTRL__ENT_MODE__SHIFT 0x7
#define UVD_SUVD_CGC_CTRL__IME_MODE__SHIFT 0x8
#define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK 0x00000001L
#define UVD_SUVD_CGC_CTRL__SIT_MODE_MASK 0x00000002L
#define UVD_SUVD_CGC_CTRL__SMP_MODE_MASK 0x00000004L
#define UVD_SUVD_CGC_CTRL__SCM_MODE_MASK 0x00000008L
#define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK 0x00000010L
#define UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK 0x00000020L
#define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK 0x00000040L
#define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK 0x00000080L
#define UVD_SUVD_CGC_CTRL__IME_MODE_MASK 0x00000100L
//UVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW
#define UVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH
#define UVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW
#define UVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH
#define UVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_POWER_STATUS_U
#define UVD_POWER_STATUS_U__UVD_POWER_STATUS__SHIFT 0x0
#define UVD_POWER_STATUS_U__UVD_POWER_STATUS_MASK 0x00000003L
//UVD_NO_OP
#define UVD_NO_OP__NO_OP__SHIFT 0x0
#define UVD_NO_OP__NO_OP_MASK 0xFFFFFFFFL
//UVD_GP_SCRATCH8
#define UVD_GP_SCRATCH8__DATA__SHIFT 0x0
#define UVD_GP_SCRATCH8__DATA_MASK 0xFFFFFFFFL
//UVD_RB_BASE_LO2
#define UVD_RB_BASE_LO2__RB_BASE_LO__SHIFT 0x6
#define UVD_RB_BASE_LO2__RB_BASE_LO_MASK 0xFFFFFFC0L
//UVD_RB_BASE_HI2
#define UVD_RB_BASE_HI2__RB_BASE_HI__SHIFT 0x0
#define UVD_RB_BASE_HI2__RB_BASE_HI_MASK 0xFFFFFFFFL
//UVD_RB_SIZE2
#define UVD_RB_SIZE2__RB_SIZE__SHIFT 0x4
#define UVD_RB_SIZE2__RB_SIZE_MASK 0x007FFFF0L
//UVD_RB_RPTR2
#define UVD_RB_RPTR2__RB_RPTR__SHIFT 0x4
#define UVD_RB_RPTR2__RB_RPTR_MASK 0x007FFFF0L
//UVD_RB_WPTR2
#define UVD_RB_WPTR2__RB_WPTR__SHIFT 0x4
#define UVD_RB_WPTR2__RB_WPTR_MASK 0x007FFFF0L
//UVD_RB_BASE_LO
#define UVD_RB_BASE_LO__RB_BASE_LO__SHIFT 0x6
#define UVD_RB_BASE_LO__RB_BASE_LO_MASK 0xFFFFFFC0L
//UVD_RB_BASE_HI
#define UVD_RB_BASE_HI__RB_BASE_HI__SHIFT 0x0
#define UVD_RB_BASE_HI__RB_BASE_HI_MASK 0xFFFFFFFFL
//UVD_RB_SIZE
#define UVD_RB_SIZE__RB_SIZE__SHIFT 0x4
#define UVD_RB_SIZE__RB_SIZE_MASK 0x007FFFF0L
//UVD_RB_RPTR
#define UVD_RB_RPTR__RB_RPTR__SHIFT 0x4
#define UVD_RB_RPTR__RB_RPTR_MASK 0x007FFFF0L
//UVD_RB_WPTR
#define UVD_RB_WPTR__RB_WPTR__SHIFT 0x4
#define UVD_RB_WPTR__RB_WPTR_MASK 0x007FFFF0L
//UVD_JRBC_RB_RPTR
#define UVD_JRBC_RB_RPTR__RB_RPTR__SHIFT 0x4
#define UVD_JRBC_RB_RPTR__RB_RPTR_MASK 0x007FFFF0L
//UVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_LMI_VCPU_CACHE_64BIT_BAR_LOW
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_LMI_RBC_IB_64BIT_BAR_HIGH
#define UVD_LMI_RBC_IB_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_RBC_IB_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_LMI_RBC_IB_64BIT_BAR_LOW
#define UVD_LMI_RBC_IB_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_RBC_IB_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_LMI_RBC_RB_64BIT_BAR_HIGH
#define UVD_LMI_RBC_RB_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_RBC_RB_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_LMI_RBC_RB_64BIT_BAR_LOW
#define UVD_LMI_RBC_RB_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_RBC_RB_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
// addressBlock: uvd0_uvddec
//UVD_SEMA_CNTL
#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT 0x0
#define UVD_SEMA_CNTL__ADVANCED_MODE_DIS__SHIFT 0x1
#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK 0x00000001L
#define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK 0x00000002L
//UVD_LMI_JRBC_RB_64BIT_BAR_LOW
#define UVD_LMI_JRBC_RB_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_JRBC_RB_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_JRBC_RB_WPTR
#define UVD_JRBC_RB_WPTR__RB_WPTR__SHIFT 0x4
#define UVD_JRBC_RB_WPTR__RB_WPTR_MASK 0x007FFFF0L
//UVD_RB_RPTR3
#define UVD_RB_RPTR3__RB_RPTR__SHIFT 0x4
#define UVD_RB_RPTR3__RB_RPTR_MASK 0x007FFFF0L
//UVD_RB_WPTR3
#define UVD_RB_WPTR3__RB_WPTR__SHIFT 0x4
#define UVD_RB_WPTR3__RB_WPTR_MASK 0x007FFFF0L
//UVD_RB_BASE_LO3
#define UVD_RB_BASE_LO3__RB_BASE_LO__SHIFT 0x6
#define UVD_RB_BASE_LO3__RB_BASE_LO_MASK 0xFFFFFFC0L
//UVD_RB_BASE_HI3
#define UVD_RB_BASE_HI3__RB_BASE_HI__SHIFT 0x0
#define UVD_RB_BASE_HI3__RB_BASE_HI_MASK 0xFFFFFFFFL
//UVD_RB_SIZE3
#define UVD_RB_SIZE3__RB_SIZE__SHIFT 0x4
#define UVD_RB_SIZE3__RB_SIZE_MASK 0x007FFFF0L
//JPEG_CGC_GATE
#define JPEG_CGC_GATE__JPEG__SHIFT 0x14
#define JPEG_CGC_GATE__JPEG2__SHIFT 0x15
#define JPEG_CGC_GATE__JPEG_MASK 0x00100000L
#define JPEG_CGC_GATE__JPEG2_MASK 0x00200000L
//UVD_CTX_INDEX
#define UVD_CTX_INDEX__INDEX__SHIFT 0x0
#define UVD_CTX_INDEX__INDEX_MASK 0x000001FFL
//UVD_CTX_DATA
#define UVD_CTX_DATA__DATA__SHIFT 0x0
#define UVD_CTX_DATA__DATA_MASK 0xFFFFFFFFL
//UVD_CGC_GATE
#define UVD_CGC_GATE__SYS__SHIFT 0x0
#define UVD_CGC_GATE__UDEC__SHIFT 0x1
#define UVD_CGC_GATE__MPEG2__SHIFT 0x2
#define UVD_CGC_GATE__REGS__SHIFT 0x3
#define UVD_CGC_GATE__RBC__SHIFT 0x4
#define UVD_CGC_GATE__LMI_MC__SHIFT 0x5
#define UVD_CGC_GATE__LMI_UMC__SHIFT 0x6
#define UVD_CGC_GATE__IDCT__SHIFT 0x7
#define UVD_CGC_GATE__MPRD__SHIFT 0x8
#define UVD_CGC_GATE__MPC__SHIFT 0x9
#define UVD_CGC_GATE__LBSI__SHIFT 0xa
#define UVD_CGC_GATE__LRBBM__SHIFT 0xb
#define UVD_CGC_GATE__UDEC_RE__SHIFT 0xc
#define UVD_CGC_GATE__UDEC_CM__SHIFT 0xd
#define UVD_CGC_GATE__UDEC_IT__SHIFT 0xe
#define UVD_CGC_GATE__UDEC_DB__SHIFT 0xf
#define UVD_CGC_GATE__UDEC_MP__SHIFT 0x10
#define UVD_CGC_GATE__WCB__SHIFT 0x11
#define UVD_CGC_GATE__VCPU__SHIFT 0x12
#define UVD_CGC_GATE__SCPU__SHIFT 0x13
#define UVD_CGC_GATE__SYS_MASK 0x00000001L
#define UVD_CGC_GATE__UDEC_MASK 0x00000002L
#define UVD_CGC_GATE__MPEG2_MASK 0x00000004L
#define UVD_CGC_GATE__REGS_MASK 0x00000008L
#define UVD_CGC_GATE__RBC_MASK 0x00000010L
#define UVD_CGC_GATE__LMI_MC_MASK 0x00000020L
#define UVD_CGC_GATE__LMI_UMC_MASK 0x00000040L
#define UVD_CGC_GATE__IDCT_MASK 0x00000080L
#define UVD_CGC_GATE__MPRD_MASK 0x00000100L
#define UVD_CGC_GATE__MPC_MASK 0x00000200L
#define UVD_CGC_GATE__LBSI_MASK 0x00000400L
#define UVD_CGC_GATE__LRBBM_MASK 0x00000800L
#define UVD_CGC_GATE__UDEC_RE_MASK 0x00001000L
#define UVD_CGC_GATE__UDEC_CM_MASK 0x00002000L
#define UVD_CGC_GATE__UDEC_IT_MASK 0x00004000L
#define UVD_CGC_GATE__UDEC_DB_MASK 0x00008000L
#define UVD_CGC_GATE__UDEC_MP_MASK 0x00010000L
#define UVD_CGC_GATE__WCB_MASK 0x00020000L
#define UVD_CGC_GATE__VCPU_MASK 0x00040000L
#define UVD_CGC_GATE__SCPU_MASK 0x00080000L
//UVD_CGC_CTRL
#define UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT 0x0
#define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT 0x2
#define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x6
#define UVD_CGC_CTRL__UDEC_RE_MODE__SHIFT 0xb
#define UVD_CGC_CTRL__UDEC_CM_MODE__SHIFT 0xc
#define UVD_CGC_CTRL__UDEC_IT_MODE__SHIFT 0xd
#define UVD_CGC_CTRL__UDEC_DB_MODE__SHIFT 0xe
#define UVD_CGC_CTRL__UDEC_MP_MODE__SHIFT 0xf
#define UVD_CGC_CTRL__SYS_MODE__SHIFT 0x10
#define UVD_CGC_CTRL__UDEC_MODE__SHIFT 0x11
#define UVD_CGC_CTRL__MPEG2_MODE__SHIFT 0x12
#define UVD_CGC_CTRL__REGS_MODE__SHIFT 0x13
#define UVD_CGC_CTRL__RBC_MODE__SHIFT 0x14
#define UVD_CGC_CTRL__LMI_MC_MODE__SHIFT 0x15
#define UVD_CGC_CTRL__LMI_UMC_MODE__SHIFT 0x16
#define UVD_CGC_CTRL__IDCT_MODE__SHIFT 0x17
#define UVD_CGC_CTRL__MPRD_MODE__SHIFT 0x18
#define UVD_CGC_CTRL__MPC_MODE__SHIFT 0x19
#define UVD_CGC_CTRL__LBSI_MODE__SHIFT 0x1a
#define UVD_CGC_CTRL__LRBBM_MODE__SHIFT 0x1b
#define UVD_CGC_CTRL__WCB_MODE__SHIFT 0x1c
#define UVD_CGC_CTRL__VCPU_MODE__SHIFT 0x1d
#define UVD_CGC_CTRL__SCPU_MODE__SHIFT 0x1e
#define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x00000001L
#define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x0000003CL
#define UVD_CGC_CTRL__CLK_OFF_DELAY_MASK 0x000007C0L
#define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x00000800L
#define UVD_CGC_CTRL__UDEC_CM_MODE_MASK 0x00001000L
#define UVD_CGC_CTRL__UDEC_IT_MODE_MASK 0x00002000L
#define UVD_CGC_CTRL__UDEC_DB_MODE_MASK 0x00004000L
#define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x00008000L
#define UVD_CGC_CTRL__SYS_MODE_MASK 0x00010000L
#define UVD_CGC_CTRL__UDEC_MODE_MASK 0x00020000L
#define UVD_CGC_CTRL__MPEG2_MODE_MASK 0x00040000L
#define UVD_CGC_CTRL__REGS_MODE_MASK 0x00080000L
#define UVD_CGC_CTRL__RBC_MODE_MASK 0x00100000L
#define UVD_CGC_CTRL__LMI_MC_MODE_MASK 0x00200000L
#define UVD_CGC_CTRL__LMI_UMC_MODE_MASK 0x00400000L
#define UVD_CGC_CTRL__IDCT_MODE_MASK 0x00800000L
#define UVD_CGC_CTRL__MPRD_MODE_MASK 0x01000000L
#define UVD_CGC_CTRL__MPC_MODE_MASK 0x02000000L
#define UVD_CGC_CTRL__LBSI_MODE_MASK 0x04000000L
#define UVD_CGC_CTRL__LRBBM_MODE_MASK 0x08000000L
#define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000L
#define UVD_CGC_CTRL__VCPU_MODE_MASK 0x20000000L
#define UVD_CGC_CTRL__SCPU_MODE_MASK 0x40000000L
//UVD_GP_SCRATCH4
#define UVD_GP_SCRATCH4__DATA__SHIFT 0x0
#define UVD_GP_SCRATCH4__DATA_MASK 0xFFFFFFFFL
//UVD_LMI_CTRL2
#define UVD_LMI_CTRL2__SPH_DIS__SHIFT 0x0
#define UVD_LMI_CTRL2__STALL_ARB__SHIFT 0x1
#define UVD_LMI_CTRL2__ASSERT_UMC_URGENT__SHIFT 0x2
#define UVD_LMI_CTRL2__MASK_UMC_URGENT__SHIFT 0x3
#define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT 0x7
#define UVD_LMI_CTRL2__STALL_ARB_UMC__SHIFT 0x8
#define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT 0x9
#define UVD_LMI_CTRL2__MC_WRITE_ID_SEL__SHIFT 0xb
#define UVD_LMI_CTRL2__SPH_DIS_MASK 0x00000001L
#define UVD_LMI_CTRL2__STALL_ARB_MASK 0x00000002L
#define UVD_LMI_CTRL2__ASSERT_UMC_URGENT_MASK 0x00000004L
#define UVD_LMI_CTRL2__MASK_UMC_URGENT_MASK 0x00000008L
#define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS_MASK 0x00000080L
#define UVD_LMI_CTRL2__STALL_ARB_UMC_MASK 0x00000100L
#define UVD_LMI_CTRL2__MC_READ_ID_SEL_MASK 0x00000600L
#define UVD_LMI_CTRL2__MC_WRITE_ID_SEL_MASK 0x00001800L
//UVD_MASTINT_EN
#define UVD_MASTINT_EN__OVERRUN_RST__SHIFT 0x0
#define UVD_MASTINT_EN__VCPU_EN__SHIFT 0x1
#define UVD_MASTINT_EN__SYS_EN__SHIFT 0x2
#define UVD_MASTINT_EN__INT_OVERRUN__SHIFT 0x4
#define UVD_MASTINT_EN__OVERRUN_RST_MASK 0x00000001L
#define UVD_MASTINT_EN__VCPU_EN_MASK 0x00000002L
#define UVD_MASTINT_EN__SYS_EN_MASK 0x00000004L
#define UVD_MASTINT_EN__INT_OVERRUN_MASK 0x007FFFF0L
//JPEG_CGC_CTRL
#define JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT 0x0
#define JPEG_CGC_CTRL__JPEG2_MODE__SHIFT 0x1
#define JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT 0x2
#define JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x6
#define JPEG_CGC_CTRL__JPEG_MODE__SHIFT 0x1f
#define JPEG_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x00000001L
#define JPEG_CGC_CTRL__JPEG2_MODE_MASK 0x00000002L
#define JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x0000003CL
#define JPEG_CGC_CTRL__CLK_OFF_DELAY_MASK 0x000007C0L
#define JPEG_CGC_CTRL__JPEG_MODE_MASK 0x80000000L
//UVD_LMI_CTRL
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT 0x0
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN__SHIFT 0x8
#define UVD_LMI_CTRL__REQ_MODE__SHIFT 0x9
#define UVD_LMI_CTRL__ASSERT_MC_URGENT__SHIFT 0xb
#define UVD_LMI_CTRL__MASK_MC_URGENT__SHIFT 0xc
#define UVD_LMI_CTRL__DATA_COHERENCY_EN__SHIFT 0xd
#define UVD_LMI_CTRL__CRC_RESET__SHIFT 0xe
#define UVD_LMI_CTRL__CRC_SEL__SHIFT 0xf
#define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN__SHIFT 0x15
#define UVD_LMI_CTRL__CM_DATA_COHERENCY_EN__SHIFT 0x16
#define UVD_LMI_CTRL__DB_DB_DATA_COHERENCY_EN__SHIFT 0x17
#define UVD_LMI_CTRL__DB_IT_DATA_COHERENCY_EN__SHIFT 0x18
#define UVD_LMI_CTRL__IT_IT_DATA_COHERENCY_EN__SHIFT 0x19
#define UVD_LMI_CTRL__RFU__SHIFT 0x1b
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_MASK 0x000000FFL
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK 0x00000100L
#define UVD_LMI_CTRL__REQ_MODE_MASK 0x00000200L
#define UVD_LMI_CTRL__ASSERT_MC_URGENT_MASK 0x00000800L
#define UVD_LMI_CTRL__MASK_MC_URGENT_MASK 0x00001000L
#define UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK 0x00002000L
#define UVD_LMI_CTRL__CRC_RESET_MASK 0x00004000L
#define UVD_LMI_CTRL__CRC_SEL_MASK 0x000F8000L
#define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK 0x00200000L
#define UVD_LMI_CTRL__CM_DATA_COHERENCY_EN_MASK 0x00400000L
#define UVD_LMI_CTRL__DB_DB_DATA_COHERENCY_EN_MASK 0x00800000L
#define UVD_LMI_CTRL__DB_IT_DATA_COHERENCY_EN_MASK 0x01000000L
#define UVD_LMI_CTRL__IT_IT_DATA_COHERENCY_EN_MASK 0x02000000L
#define UVD_LMI_CTRL__RFU_MASK 0xF8000000L
//UVD_LMI_SWAP_CNTL
#define UVD_LMI_SWAP_CNTL__RB_MC_SWAP__SHIFT 0x0
#define UVD_LMI_SWAP_CNTL__IB_MC_SWAP__SHIFT 0x2
#define UVD_LMI_SWAP_CNTL__RB_RPTR_MC_SWAP__SHIFT 0x4
#define UVD_LMI_SWAP_CNTL__VCPU_R_MC_SWAP__SHIFT 0x6
#define UVD_LMI_SWAP_CNTL__VCPU_W_MC_SWAP__SHIFT 0x8
#define UVD_LMI_SWAP_CNTL__CM_MC_SWAP__SHIFT 0xa
#define UVD_LMI_SWAP_CNTL__IT_MC_SWAP__SHIFT 0xc
#define UVD_LMI_SWAP_CNTL__DB_R_MC_SWAP__SHIFT 0xe
#define UVD_LMI_SWAP_CNTL__DB_W_MC_SWAP__SHIFT 0x10
#define UVD_LMI_SWAP_CNTL__CSM_MC_SWAP__SHIFT 0x12
#define UVD_LMI_SWAP_CNTL__MP_REF16_MC_SWAP__SHIFT 0x16
#define UVD_LMI_SWAP_CNTL__DBW_MC_SWAP__SHIFT 0x18
#define UVD_LMI_SWAP_CNTL__RB_WR_MC_SWAP__SHIFT 0x1a
#define UVD_LMI_SWAP_CNTL__RE_MC_SWAP__SHIFT 0x1c
#define UVD_LMI_SWAP_CNTL__MP_MC_SWAP__SHIFT 0x1e
#define UVD_LMI_SWAP_CNTL__RB_MC_SWAP_MASK 0x00000003L
#define UVD_LMI_SWAP_CNTL__IB_MC_SWAP_MASK 0x0000000CL
#define UVD_LMI_SWAP_CNTL__RB_RPTR_MC_SWAP_MASK 0x00000030L
#define UVD_LMI_SWAP_CNTL__VCPU_R_MC_SWAP_MASK 0x000000C0L
#define UVD_LMI_SWAP_CNTL__VCPU_W_MC_SWAP_MASK 0x00000300L
#define UVD_LMI_SWAP_CNTL__CM_MC_SWAP_MASK 0x00000C00L
#define UVD_LMI_SWAP_CNTL__IT_MC_SWAP_MASK 0x00003000L
#define UVD_LMI_SWAP_CNTL__DB_R_MC_SWAP_MASK 0x0000C000L
#define UVD_LMI_SWAP_CNTL__DB_W_MC_SWAP_MASK 0x00030000L
#define UVD_LMI_SWAP_CNTL__CSM_MC_SWAP_MASK 0x000C0000L
#define UVD_LMI_SWAP_CNTL__MP_REF16_MC_SWAP_MASK 0x00C00000L
#define UVD_LMI_SWAP_CNTL__DBW_MC_SWAP_MASK 0x03000000L
#define UVD_LMI_SWAP_CNTL__RB_WR_MC_SWAP_MASK 0x0C000000L
#define UVD_LMI_SWAP_CNTL__RE_MC_SWAP_MASK 0x30000000L
#define UVD_LMI_SWAP_CNTL__MP_MC_SWAP_MASK 0xC0000000L
//UVD_MP_SWAP_CNTL
#define UVD_MP_SWAP_CNTL__MP_REF0_MC_SWAP__SHIFT 0x0
#define UVD_MP_SWAP_CNTL__MP_REF1_MC_SWAP__SHIFT 0x2
#define UVD_MP_SWAP_CNTL__MP_REF2_MC_SWAP__SHIFT 0x4
#define UVD_MP_SWAP_CNTL__MP_REF3_MC_SWAP__SHIFT 0x6
#define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP__SHIFT 0x8
#define UVD_MP_SWAP_CNTL__MP_REF5_MC_SWAP__SHIFT 0xa
#define UVD_MP_SWAP_CNTL__MP_REF6_MC_SWAP__SHIFT 0xc
#define UVD_MP_SWAP_CNTL__MP_REF7_MC_SWAP__SHIFT 0xe
#define UVD_MP_SWAP_CNTL__MP_REF8_MC_SWAP__SHIFT 0x10
#define UVD_MP_SWAP_CNTL__MP_REF9_MC_SWAP__SHIFT 0x12
#define UVD_MP_SWAP_CNTL__MP_REF10_MC_SWAP__SHIFT 0x14
#define UVD_MP_SWAP_CNTL__MP_REF11_MC_SWAP__SHIFT 0x16
#define UVD_MP_SWAP_CNTL__MP_REF12_MC_SWAP__SHIFT 0x18
#define UVD_MP_SWAP_CNTL__MP_REF13_MC_SWAP__SHIFT 0x1a
#define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP__SHIFT 0x1c
#define UVD_MP_SWAP_CNTL__MP_REF15_MC_SWAP__SHIFT 0x1e
#define UVD_MP_SWAP_CNTL__MP_REF0_MC_SWAP_MASK 0x00000003L
#define UVD_MP_SWAP_CNTL__MP_REF1_MC_SWAP_MASK 0x0000000CL
#define UVD_MP_SWAP_CNTL__MP_REF2_MC_SWAP_MASK 0x00000030L
#define UVD_MP_SWAP_CNTL__MP_REF3_MC_SWAP_MASK 0x000000C0L
#define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK 0x00000300L
#define UVD_MP_SWAP_CNTL__MP_REF5_MC_SWAP_MASK 0x00000C00L
#define UVD_MP_SWAP_CNTL__MP_REF6_MC_SWAP_MASK 0x00003000L
#define UVD_MP_SWAP_CNTL__MP_REF7_MC_SWAP_MASK 0x0000C000L
#define UVD_MP_SWAP_CNTL__MP_REF8_MC_SWAP_MASK 0x00030000L
#define UVD_MP_SWAP_CNTL__MP_REF9_MC_SWAP_MASK 0x000C0000L
#define UVD_MP_SWAP_CNTL__MP_REF10_MC_SWAP_MASK 0x00300000L
#define UVD_MP_SWAP_CNTL__MP_REF11_MC_SWAP_MASK 0x00C00000L
#define UVD_MP_SWAP_CNTL__MP_REF12_MC_SWAP_MASK 0x03000000L
#define UVD_MP_SWAP_CNTL__MP_REF13_MC_SWAP_MASK 0x0C000000L
#define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK 0x30000000L
#define UVD_MP_SWAP_CNTL__MP_REF15_MC_SWAP_MASK 0xC0000000L
//UVD_MPC_SET_MUXA0
#define UVD_MPC_SET_MUXA0__VARA_0__SHIFT 0x0
#define UVD_MPC_SET_MUXA0__VARA_1__SHIFT 0x6
#define UVD_MPC_SET_MUXA0__VARA_2__SHIFT 0xc
#define UVD_MPC_SET_MUXA0__VARA_3__SHIFT 0x12
#define UVD_MPC_SET_MUXA0__VARA_4__SHIFT 0x18
#define UVD_MPC_SET_MUXA0__VARA_0_MASK 0x0000003FL
#define UVD_MPC_SET_MUXA0__VARA_1_MASK 0x00000FC0L
#define UVD_MPC_SET_MUXA0__VARA_2_MASK 0x0003F000L
#define UVD_MPC_SET_MUXA0__VARA_3_MASK 0x00FC0000L
#define UVD_MPC_SET_MUXA0__VARA_4_MASK 0x3F000000L
//UVD_MPC_SET_MUXA1
#define UVD_MPC_SET_MUXA1__VARA_5__SHIFT 0x0
#define UVD_MPC_SET_MUXA1__VARA_6__SHIFT 0x6
#define UVD_MPC_SET_MUXA1__VARA_7__SHIFT 0xc
#define UVD_MPC_SET_MUXA1__VARA_5_MASK 0x0000003FL
#define UVD_MPC_SET_MUXA1__VARA_6_MASK 0x00000FC0L
#define UVD_MPC_SET_MUXA1__VARA_7_MASK 0x0003F000L
//UVD_MPC_SET_MUXB0
#define UVD_MPC_SET_MUXB0__VARB_0__SHIFT 0x0
#define UVD_MPC_SET_MUXB0__VARB_1__SHIFT 0x6
#define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0xc
#define UVD_MPC_SET_MUXB0__VARB_3__SHIFT 0x12
#define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x18
#define UVD_MPC_SET_MUXB0__VARB_0_MASK 0x0000003FL
#define UVD_MPC_SET_MUXB0__VARB_1_MASK 0x00000FC0L
#define UVD_MPC_SET_MUXB0__VARB_2_MASK 0x0003F000L
#define UVD_MPC_SET_MUXB0__VARB_3_MASK 0x00FC0000L
#define UVD_MPC_SET_MUXB0__VARB_4_MASK 0x3F000000L
//UVD_MPC_SET_MUXB1
#define UVD_MPC_SET_MUXB1__VARB_5__SHIFT 0x0
#define UVD_MPC_SET_MUXB1__VARB_6__SHIFT 0x6
#define UVD_MPC_SET_MUXB1__VARB_7__SHIFT 0xc
#define UVD_MPC_SET_MUXB1__VARB_5_MASK 0x0000003FL
#define UVD_MPC_SET_MUXB1__VARB_6_MASK 0x00000FC0L
#define UVD_MPC_SET_MUXB1__VARB_7_MASK 0x0003F000L
//UVD_MPC_SET_MUX
#define UVD_MPC_SET_MUX__SET_0__SHIFT 0x0
#define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3
#define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6
#define UVD_MPC_SET_MUX__SET_0_MASK 0x00000007L
#define UVD_MPC_SET_MUX__SET_1_MASK 0x00000038L
#define UVD_MPC_SET_MUX__SET_2_MASK 0x000001C0L
//UVD_MPC_SET_ALU
#define UVD_MPC_SET_ALU__FUNCT__SHIFT 0x0
#define UVD_MPC_SET_ALU__OPERAND__SHIFT 0x4
#define UVD_MPC_SET_ALU__FUNCT_MASK 0x00000007L
#define UVD_MPC_SET_ALU__OPERAND_MASK 0x00000FF0L
//UVD_VCPU_CACHE_OFFSET0
#define UVD_VCPU_CACHE_OFFSET0__CACHE_OFFSET0__SHIFT 0x0
#define UVD_VCPU_CACHE_OFFSET0__CACHE_OFFSET0_MASK 0x01FFFFFFL
//UVD_VCPU_CACHE_SIZE0
#define UVD_VCPU_CACHE_SIZE0__CACHE_SIZE0__SHIFT 0x0
#define UVD_VCPU_CACHE_SIZE0__CACHE_SIZE0_MASK 0x001FFFFFL
//UVD_VCPU_CACHE_OFFSET1
#define UVD_VCPU_CACHE_OFFSET1__CACHE_OFFSET1__SHIFT 0x0
#define UVD_VCPU_CACHE_OFFSET1__CACHE_OFFSET1_MASK 0x01FFFFFFL
//UVD_VCPU_CACHE_SIZE1
#define UVD_VCPU_CACHE_SIZE1__CACHE_SIZE1__SHIFT 0x0
#define UVD_VCPU_CACHE_SIZE1__CACHE_SIZE1_MASK 0x001FFFFFL
//UVD_VCPU_CACHE_OFFSET2
#define UVD_VCPU_CACHE_OFFSET2__CACHE_OFFSET2__SHIFT 0x0
#define UVD_VCPU_CACHE_OFFSET2__CACHE_OFFSET2_MASK 0x01FFFFFFL
//UVD_VCPU_CACHE_SIZE2
#define UVD_VCPU_CACHE_SIZE2__CACHE_SIZE2__SHIFT 0x0
#define UVD_VCPU_CACHE_SIZE2__CACHE_SIZE2_MASK 0x001FFFFFL
//UVD_VCPU_CNTL
#define UVD_VCPU_CNTL__CLK_EN__SHIFT 0x9
#define UVD_VCPU_CNTL__CLK_EN_MASK 0x00000200L
//UVD_SOFT_RESET
#define UVD_SOFT_RESET__RBC_SOFT_RESET__SHIFT 0x0
#define UVD_SOFT_RESET__LBSI_SOFT_RESET__SHIFT 0x1
#define UVD_SOFT_RESET__LMI_SOFT_RESET__SHIFT 0x2
#define UVD_SOFT_RESET__VCPU_SOFT_RESET__SHIFT 0x3
#define UVD_SOFT_RESET__UDEC_SOFT_RESET__SHIFT 0x4
#define UVD_SOFT_RESET__CSM_SOFT_RESET__SHIFT 0x5
#define UVD_SOFT_RESET__CXW_SOFT_RESET__SHIFT 0x6
#define UVD_SOFT_RESET__TAP_SOFT_RESET__SHIFT 0x7
#define UVD_SOFT_RESET__MPC_SOFT_RESET__SHIFT 0x8
#define UVD_SOFT_RESET__IH_SOFT_RESET__SHIFT 0xa
#define UVD_SOFT_RESET__LMI_UMC_SOFT_RESET__SHIFT 0xd
#define UVD_SOFT_RESET__SPH_SOFT_RESET__SHIFT 0xe
#define UVD_SOFT_RESET__MIF_SOFT_RESET__SHIFT 0xf
#define UVD_SOFT_RESET__LCM_SOFT_RESET__SHIFT 0x10
#define UVD_SOFT_RESET__SUVD_SOFT_RESET__SHIFT 0x11
#define UVD_SOFT_RESET__LBSI_VCLK_RESET_STATUS__SHIFT 0x12
#define UVD_SOFT_RESET__VCPU_VCLK_RESET_STATUS__SHIFT 0x13
#define UVD_SOFT_RESET__UDEC_VCLK_RESET_STATUS__SHIFT 0x14
#define UVD_SOFT_RESET__UDEC_DCLK_RESET_STATUS__SHIFT 0x15
#define UVD_SOFT_RESET__MPC_DCLK_RESET_STATUS__SHIFT 0x16
#define UVD_SOFT_RESET__MIF_DCLK_RESET_STATUS__SHIFT 0x1a
#define UVD_SOFT_RESET__LCM_DCLK_RESET_STATUS__SHIFT 0x1b
#define UVD_SOFT_RESET__SUVD_VCLK_RESET_STATUS__SHIFT 0x1c
#define UVD_SOFT_RESET__SUVD_DCLK_RESET_STATUS__SHIFT 0x1d
#define UVD_SOFT_RESET__RE_DCLK_RESET_STATUS__SHIFT 0x1e
#define UVD_SOFT_RESET__SRE_DCLK_RESET_STATUS__SHIFT 0x1f
#define UVD_SOFT_RESET__RBC_SOFT_RESET_MASK 0x00000001L
#define UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK 0x00000002L
#define UVD_SOFT_RESET__LMI_SOFT_RESET_MASK 0x00000004L
#define UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK 0x00000008L
#define UVD_SOFT_RESET__UDEC_SOFT_RESET_MASK 0x00000010L
#define UVD_SOFT_RESET__CSM_SOFT_RESET_MASK 0x00000020L
#define UVD_SOFT_RESET__CXW_SOFT_RESET_MASK 0x00000040L
#define UVD_SOFT_RESET__TAP_SOFT_RESET_MASK 0x00000080L
#define UVD_SOFT_RESET__MPC_SOFT_RESET_MASK 0x00000100L
#define UVD_SOFT_RESET__IH_SOFT_RESET_MASK 0x00000400L
#define UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK 0x00002000L
#define UVD_SOFT_RESET__SPH_SOFT_RESET_MASK 0x00004000L
#define UVD_SOFT_RESET__MIF_SOFT_RESET_MASK 0x00008000L
#define UVD_SOFT_RESET__LCM_SOFT_RESET_MASK 0x00010000L
#define UVD_SOFT_RESET__SUVD_SOFT_RESET_MASK 0x00020000L
#define UVD_SOFT_RESET__LBSI_VCLK_RESET_STATUS_MASK 0x00040000L
#define UVD_SOFT_RESET__VCPU_VCLK_RESET_STATUS_MASK 0x00080000L
#define UVD_SOFT_RESET__UDEC_VCLK_RESET_STATUS_MASK 0x00100000L
#define UVD_SOFT_RESET__UDEC_DCLK_RESET_STATUS_MASK 0x00200000L
#define UVD_SOFT_RESET__MPC_DCLK_RESET_STATUS_MASK 0x00400000L
#define UVD_SOFT_RESET__MIF_DCLK_RESET_STATUS_MASK 0x04000000L
#define UVD_SOFT_RESET__LCM_DCLK_RESET_STATUS_MASK 0x08000000L
#define UVD_SOFT_RESET__SUVD_VCLK_RESET_STATUS_MASK 0x10000000L
#define UVD_SOFT_RESET__SUVD_DCLK_RESET_STATUS_MASK 0x20000000L
#define UVD_SOFT_RESET__RE_DCLK_RESET_STATUS_MASK 0x40000000L
#define UVD_SOFT_RESET__SRE_DCLK_RESET_STATUS_MASK 0x80000000L
//UVD_LMI_RBC_IB_VMID
#define UVD_LMI_RBC_IB_VMID__IB_VMID__SHIFT 0x0
#define UVD_LMI_RBC_IB_VMID__IB_VMID_MASK 0x0000000FL
//UVD_RBC_IB_SIZE
#define UVD_RBC_IB_SIZE__IB_SIZE__SHIFT 0x4
#define UVD_RBC_IB_SIZE__IB_SIZE_MASK 0x007FFFF0L
//UVD_RBC_RB_RPTR
#define UVD_RBC_RB_RPTR__RB_RPTR__SHIFT 0x4
#define UVD_RBC_RB_RPTR__RB_RPTR_MASK 0x007FFFF0L
//UVD_RBC_RB_WPTR
#define UVD_RBC_RB_WPTR__RB_WPTR__SHIFT 0x4
#define UVD_RBC_RB_WPTR__RB_WPTR_MASK 0x007FFFF0L
//UVD_RBC_RB_WPTR_CNTL
#define UVD_RBC_RB_WPTR_CNTL__RB_PRE_WRITE_TIMER__SHIFT 0x0
#define UVD_RBC_RB_WPTR_CNTL__RB_PRE_WRITE_TIMER_MASK 0x00007FFFL
//UVD_RBC_RB_CNTL
#define UVD_RBC_RB_CNTL__RB_BUFSZ__SHIFT 0x0
#define UVD_RBC_RB_CNTL__RB_BLKSZ__SHIFT 0x8
#define UVD_RBC_RB_CNTL__RB_NO_FETCH__SHIFT 0x10
#define UVD_RBC_RB_CNTL__RB_WPTR_POLL_EN__SHIFT 0x14
#define UVD_RBC_RB_CNTL__RB_NO_UPDATE__SHIFT 0x18
#define UVD_RBC_RB_CNTL__RB_RPTR_WR_EN__SHIFT 0x1c
#define UVD_RBC_RB_CNTL__RB_BUFSZ_MASK 0x0000001FL
#define UVD_RBC_RB_CNTL__RB_BLKSZ_MASK 0x00001F00L
#define UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK 0x00010000L
#define UVD_RBC_RB_CNTL__RB_WPTR_POLL_EN_MASK 0x00100000L
#define UVD_RBC_RB_CNTL__RB_NO_UPDATE_MASK 0x01000000L
#define UVD_RBC_RB_CNTL__RB_RPTR_WR_EN_MASK 0x10000000L
//UVD_RBC_RB_RPTR_ADDR
#define UVD_RBC_RB_RPTR_ADDR__RB_RPTR_ADDR__SHIFT 0x0
#define UVD_RBC_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xFFFFFFFFL
//UVD_STATUS
#define UVD_STATUS__RBC_BUSY__SHIFT 0x0
#define UVD_STATUS__VCPU_REPORT__SHIFT 0x1
#define UVD_STATUS__AVP_BUSY__SHIFT 0x8
#define UVD_STATUS__IDCT_BUSY__SHIFT 0x9
#define UVD_STATUS__IDCT_CTL_ACK__SHIFT 0xb
#define UVD_STATUS__UVD_CTL_ACK__SHIFT 0xc
#define UVD_STATUS__AVP_BLOCK_ACK__SHIFT 0xd
#define UVD_STATUS__IDCT_BLOCK_ACK__SHIFT 0xe
#define UVD_STATUS__UVD_BLOCK_ACK__SHIFT 0xf
#define UVD_STATUS__RBC_ACCESS_GPCOM__SHIFT 0x10
#define UVD_STATUS__SYS_GPCOM_REQ__SHIFT 0x1f
#define UVD_STATUS__RBC_BUSY_MASK 0x00000001L
#define UVD_STATUS__VCPU_REPORT_MASK 0x000000FEL
#define UVD_STATUS__AVP_BUSY_MASK 0x00000100L
#define UVD_STATUS__IDCT_BUSY_MASK 0x00000200L
#define UVD_STATUS__IDCT_CTL_ACK_MASK 0x00000800L
#define UVD_STATUS__UVD_CTL_ACK_MASK 0x00001000L
#define UVD_STATUS__AVP_BLOCK_ACK_MASK 0x00002000L
#define UVD_STATUS__IDCT_BLOCK_ACK_MASK 0x00004000L
#define UVD_STATUS__UVD_BLOCK_ACK_MASK 0x00008000L
#define UVD_STATUS__RBC_ACCESS_GPCOM_MASK 0x00010000L
#define UVD_STATUS__SYS_GPCOM_REQ_MASK 0x80000000L
//UVD_SEMA_TIMEOUT_STATUS
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x0
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT 0x1
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x2
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT 0x3
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK 0x00000001L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK 0x00000002L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK 0x00000004L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK 0x00000008L
//UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_EN__SHIFT 0x0
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_COUNT__SHIFT 0x1
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER__SHIFT 0x18
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_EN_MASK 0x00000001L
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_COUNT_MASK 0x001FFFFEL
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER_MASK 0x07000000L
//UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_EN__SHIFT 0x0
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_COUNT__SHIFT 0x1
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__RESEND_TIMER__SHIFT 0x18
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_EN_MASK 0x00000001L
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_COUNT_MASK 0x001FFFFEL
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__RESEND_TIMER_MASK 0x07000000L
//UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_EN__SHIFT 0x0
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_COUNT__SHIFT 0x1
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER__SHIFT 0x18
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_EN_MASK 0x00000001L
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_COUNT_MASK 0x001FFFFEL
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER_MASK 0x07000000L
//UVD_CONTEXT_ID
#define UVD_CONTEXT_ID__CONTEXT_ID__SHIFT 0x0
#define UVD_CONTEXT_ID__CONTEXT_ID_MASK 0xFFFFFFFFL
//UVD_CONTEXT_ID2
#define UVD_CONTEXT_ID2__CONTEXT_ID2__SHIFT 0x0
#define UVD_CONTEXT_ID2__CONTEXT_ID2_MASK 0xFFFFFFFFL
//UVD_FW_STATUS
#define UVD_FW_STATUS__BUSY__SHIFT 0x0
#define UVD_FW_STATUS__ACTIVE__SHIFT 0x1
#define UVD_FW_STATUS__SEND_EFUSE_REQ__SHIFT 0x2
#define UVD_FW_STATUS__DONE__SHIFT 0x8
#define UVD_FW_STATUS__PASS__SHIFT 0x10
#define UVD_FW_STATUS__FAIL__SHIFT 0x11
#define UVD_FW_STATUS__INVALID_LEN__SHIFT 0x12
#define UVD_FW_STATUS__INVALID_0_PADDING__SHIFT 0x13
#define UVD_FW_STATUS__INVALID_NONCE__SHIFT 0x14
#define UVD_FW_STATUS__BUSY_MASK 0x00000001L
#define UVD_FW_STATUS__ACTIVE_MASK 0x00000002L
#define UVD_FW_STATUS__SEND_EFUSE_REQ_MASK 0x00000004L
#define UVD_FW_STATUS__DONE_MASK 0x00000100L
#define UVD_FW_STATUS__PASS_MASK 0x00010000L
#define UVD_FW_STATUS__FAIL_MASK 0x00020000L
#define UVD_FW_STATUS__INVALID_LEN_MASK 0x00040000L
#define UVD_FW_STATUS__INVALID_0_PADDING_MASK 0x00080000L
#define UVD_FW_STATUS__INVALID_NONCE_MASK 0x00100000L
#endif
|