1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
/* * Copyright (C) 1999 ARM Limited * Copyright (C) 2000 RidgeRun, Inc. * Copyright (C) 2008-2009 Telechips * Copyright (C) 2010 Hans J. Koch <hjk@linutronix.de> * * Licensed under the terms of the GPL v2. */ #ifndef __ASM_ARCH_MEMORY_H #define __ASM_ARCH_MEMORY_H /* * Physical DRAM offset. */ #define PHYS_OFFSET UL(0x20000000) #endif