summaryrefslogtreecommitdiff
path: root/tools/arch/x86/lib/x86-opcode-map.txt
AgeCommit message (Expand)AuthorFilesLines
2025-05-06x86/insn: Stop decoding i64 instructions in x86-64 mode at opcodeMasami Hiramatsu (Google)1-3/+3
2025-05-06x86/insn: Fix opcode map (!REX2) superscript tagsMasami Hiramatsu (Google)1-25/+25
2025-04-24x86/insn: Fix CTEST instruction decodingKirill A. Shutemov1-2/+2
2024-05-02x86/insn: Add support for APX EVEX instructions to the opcode mapAdrian Hunter1-0/+93
2024-05-02x86/insn: x86/insn: Add support for REX2 prefix to the instruction decoder op...Adrian Hunter1-72/+76
2024-05-02x86/insn: Add misc new Intel instructionsAdrian Hunter1-12/+45
2024-05-02x86/insn: Add VEX versions of VPDPBUSD, VPDPBUSDS, VPDPWSSD and VPDPWSSDSAdrian Hunter1-4/+4
2024-05-02x86/insn: Fix PUSH instruction in x86 instruction decoder opcode mapAdrian Hunter1-1/+1
2024-05-02x86/insn: Add Key Locker instructions to the opcode mapChang S. Bae1-4/+7
2024-02-01x86/opcode: Add ERET[US] instructions to the x86 opcode mapH. Peter Anvin (Intel)1-1/+1
2024-01-25x86/cpufeatures,opcode,msr: Add the WRMSRNS instruction supportXin Li1-1/+1
2023-01-12x86/opcode: Add the LKGS instruction to x86-opcode-mapH. Peter Anvin (Intel)1-0/+1
2022-01-23x86/insn: Add AVX512-FP16 instructions to the x86 instruction decoderAdrian Hunter1-8/+87
2022-01-23x86/insn: Add misc instructions to x86 instruction decoderAdrian Hunter1-3/+3
2022-01-23x86/insn: Add AMX instructions to the x86 instruction decoderAdrian Hunter1-2/+8
2020-03-26x86/insn: Add Control-flow Enforcement (CET) instructions to the opcode mapYu-cheng Yu1-6/+11
2020-01-22x86/decoder: Add TEST opcode to Group3-2Masami Hiramatsu1-1/+1
2019-11-26x86/insn: Add some more Intel instructions to the opcode mapAdrian Hunter1-12/+32
2019-11-19x86/insn: Add some Intel instructions to the opcode mapAdrian Hunter1-6/+12
2019-09-01objtool: Move x86 insn decoder to a common locationJosh Poimboeuf1-0/+1072
generated by cgit v1.2.3 (git 2.39.0) at 2025-10-03 15:52:02 +0300