index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
include
/
dt-bindings
/
clock
/
tegra234-clock.h
Age
Commit message (
Expand
)
Author
Files
Lines
2022-11-21
dt-bindings: tegra: Update headers for Tegra234
Jon Hunter
1
-7
/
+628
2022-10-24
dt-bindings: Add headers for NVDEC on Tegra234
Mikko Perttunen
1
-0
/
+4
2022-07-08
dt-bindings: Add headers for Host1x and VIC on Tegra234
Mikko Perttunen
1
-0
/
+4
2022-07-08
dt-bindings: Add Tegra234 MGBE clocks and resets
Thierry Reding
1
-0
/
+101
2022-04-06
arm64: tegra: Add QSPI controllers on Tegra234
Ashish Singhal
1
-0
/
+8
2022-02-24
dt-bindings: Add Tegra234 PCIe clocks and resets
Vidya Sagar
1
-0
/
+22
2022-02-24
dt-bindings: Add HDA support for Tegra234
Mohan Kumar
1
-0
/
+4
2022-02-17
dt-bindings: Add Tegra234 APE support
Sameer Pujar
1
-1
/
+73
2022-02-03
dt-bindings: Add headers for Tegra234 PWM
Akhil R
1
-0
/
+16
2022-02-03
dt-bindings: Add headers for Tegra234 I2C
Akhil R
1
-1
/
+18
2021-12-16
dt-bindings: memory: tegra: Add Tegra234 support
Thierry Reding
1
-0
/
+9
2021-12-16
dt-bindings: Update headers for Tegra234
Mikko Perttunen
1
-3
/
+14
2020-09-18
arm64: tegra: Initial Tegra234 VDK support
Thierry Reding
1
-0
/
+14