| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2022-06-03 | LoongArch: Add writecombine support for drm | Huacai Chen | 1 | -0/+8 |
| 2022-02-08 | dma-buf-map: Rename to iosys-map | Lucas De Marchi | 1 | -3/+3 |
| 2021-06-07 | drm: Add a prefetching memcpy_from_wc | Thomas Hellström | 1 | -0/+7 |
| 2019-11-01 | MIPS: Loongson64: Rename CPU TYPES | Jiaxun Yang | 1 | -1/+1 |
| 2019-02-20 | drm: change func to better detect wether swiotlb is needed | Michael D Labriola | 1 | -1/+1 |
| 2019-02-06 | drm: disable uncached DMA optimization for ARM and arm64 | Ard Biesheuvel | 1 | -0/+18 |
| 2018-02-13 | drm: add func to get max iomem address v2 | Chunming Zhou | 1 | -0/+2 |
| 2017-01-10 | drm: Move drm_clflush prototypes to drm_cache header file | Gabriel Krisman Bertazi | 1 | -0/+4 |
| 2016-04-22 | drm: Loongson-3 doesn't fully support wc memory | Huacai Chen | 1 | -0/+2 |
| 2016-02-02 | drm: add helper to check for wc memory support | Dave Airlie | 1 | -0/+9 |
| 2009-08-27 | drm/ttm: consolidate cache flushing code in one place. | Dave Airlie | 1 | -0/+38 |
 |
index : starfive-tech/linux.git | |
| StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror) | Andrey V.Kosteltsev |
| summaryrefslogtreecommitdiff |