summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2021-08-07drm/msm/dpu: make dpu_hw_ctl_clear_all_blendstages clear necessary LMsDmitry Baryshkov1-4/+6
2021-08-07drm/msm/dpu: add support for alpha blending propertiesDmitry Baryshkov2-16/+37
2021-08-07drm/msm/dp: update is_connected status base on sink count at dp_pm_resume()Kuogee Hsieh1-3/+14
2021-08-07drm/msm/disp/dpu1: add safe lut config in dpu driverKalyan Thota1-0/+5
2021-08-07drm/msm/dp: Remove unused variableSouptick Joarder1-2/+0
2021-08-07drm/msm/dsi: Fix DSI and DSI PHY regulator config from SDM660Konrad Dybcio2-2/+1
2021-08-07drm/msm: remove a repeated including of <linux/debugfs.h>Guo Zhengkui1-1/+0
2021-08-07drm/msm/dp: add logs across DP driver for ease of debuggingMaitreyee Rao5-35/+44
2021-08-07drm/msm/kms: drop set_encoder_mode callbackDmitry Baryshkov1-3/+0
2021-08-07drm/msm/dsi: stop calling set_encoder_mode callbackDmitry Baryshkov3-15/+0
2021-08-07drm/msm/dp: stop calling set_encoder_mode callbackDmitry Baryshkov1-18/+0
2021-08-07drm/msm/mdp5: move mdp5_encoder_set_intf_mode after msm_dsi_modeset_initDmitry Baryshkov1-8/+3
2021-08-07drm/msm/dpu: support setting up two independent DSI connectorsDmitry Baryshkov1-45/+57
2021-08-07drm/msm/dsi: add three helper functionsDmitry Baryshkov3-10/+33
2021-08-07drm/msm/dsi: rename dual DSI to bonded DSIDmitry Baryshkov8-80/+79
2021-08-07drm/msm/dsi: add support for dsi test pattern generatorAbhinav Kumar3-0/+77
2021-08-07drm/msm/dsi: update dsi register header file for tpgAbhinav Kumar1-0/+73
2021-08-07drm/msm/dsi: Add DSI support for SC7280Rajeev Nandan2-0/+21
2021-08-07drm/msm/dsi: Add PHY configuration for SC7280Rajeev Nandan4-3/+32
2021-08-07drm/msm/dsi: drop msm_dsi_phy_get_shared_timingsDmitry Baryshkov3-13/+8
2021-08-07drm/msm/dsi: phy: use of_device_get_match_dataDmitry Baryshkov1-6/+4
2021-08-07drm/msm/dpu: Add newlines to printksStephen Boyd1-7/+5
2021-08-07drm/msm: mdp4: drop vblank get/put from prepare/complete_commitDavid Heidelberg1-13/+0
2021-08-07drm/msm/mdp4: move HW revision detection to earlier phaseDavid Heidelberg1-23/+22
2021-08-07drm/msm/mdp4: refactor HW revision detection into read_mdp_hw_revisionDavid Heidelberg1-9/+18
2021-08-07drm/msm: Fix error return code in msm_drm_init()Wei Li1-0/+1
2021-08-07drm/msm/dsi: drop gdsc regulator handlingDmitry Baryshkov2-27/+7
2021-08-07drm/msm/dsi: support CPHY mode for 7nm pll/phyJonathan Marek4-47/+184
2021-08-07drm/msm: Use list_move_tail instead of list_del/list_add_tail in msm_gem.cBaokun Li1-2/+1
2021-08-07drm/msm: Use nvmem_cell_read_variable_le_u32() to read speed binDouglas Anderson1-3/+2
2021-08-07drm/msm: Periodically update RPTR shadowRob Clark2-11/+45
2021-08-07drm/msm: Implement mmap as GEM object functionThomas Zimmermann6-62/+16
2021-08-07drm: msm: Add 680 gpu to the adreno gpu listBjorn Andersson5-8/+32
2021-07-31drm/msm/a6xx: Add support for Adreno 7c Gen 3 gpuAkhil P Oommen6-14/+84
2021-07-31drm/msm/a6xx: Use rev to identify SKUAkhil P Oommen3-12/+19
2021-07-31drm/msm/a6xx: Fix llcc configuration for a660 gpuAkhil P Oommen1-19/+27
2021-07-28drm/msm/gem: Mark active before pinningRob Clark2-10/+20
2021-07-28drm/msm: Utilize gpu scheduler prioritiesRob Clark4-26/+75
2021-07-28drm/msm: Drop struct_mutex in submit pathRob Clark1-7/+5
2021-07-28drm/msm: Drop submit bo_listRob Clark3-24/+13
2021-07-28drm/msm: Conversion to drm schedulerRob Clark10-131/+214
2021-07-28drm/msm: Return ERR_PTR() from submit_create()Rob Clark1-12/+9
2021-07-28drm/msm: Track "seqno" fences by idrRob Clark7-48/+61
2021-07-28drm/msm: Consolidate submit bo stateRob Clark3-48/+75
2021-07-28drm/msm/submit: Simplify out-fence-fd handlingRob Clark1-7/+3
2021-07-28drm: Drop drm_gem_object_put_locked()Rob Clark1-22/+0
2021-07-28drm/msm: drop drm_gem_object_put_locked()Rob Clark13-77/+33
2021-07-28drm/msm: Small submitqueue creation cleanupRob Clark1-11/+11
2021-07-28drm/msm: Docs and misc cleanupRob Clark5-7/+23
2021-07-28drm/msm: Devfreq tuningRob Clark3-1/+117
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-15 21:44:54 +0300