index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
pinctrl
/
aspeed
/
pinctrl-aspeed.h
Age
Commit message (
Expand
)
Author
Files
Lines
2019-12-13
pinctrl: aspeed-g6: Add AST2600 pinconf support
Johnny Huang
1
-0
/
+7
2019-12-13
pinctrl: aspeed: Use masks to describe pinconf bitfields
Johnny Huang
1
-3
/
+4
2019-12-13
pinctrl: aspeed: Move aspeed_pin_config_map to separate source file
Johnny Huang
1
-0
/
+19
2019-12-13
pinctrl: aspeed: Add ASPEED_SB_PINCONF() helper
Johnny Huang
1
-0
/
+7
2019-07-14
Merge tag 'pinctrl-v5.3-1' of git://git.kernel.org/pub/scm/linux/kernel/git/l...
Linus Torvalds
1
-533
/
+9
2019-07-10
pinctrl: aspeed: Strip moved macros and structs from private header
Andrew Jeffery
1
-498
/
+0
2019-07-10
pinctrl: aspeed: Fix missed include
Linus Walleij
1
-0
/
+2
2019-07-03
pinctrl: aspeed: Split out pinmux from general pinctrl
Andrew Jeffery
1
-35
/
+8
2019-07-03
pinctrl: aspeed: Correct comment that is no longer true
Andrew Jeffery
1
-2
/
+1
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152
Thomas Gleixner
1
-5
/
+1
2017-08-22
pinctrl: aspeed: Fix ast2500 strap register write logic
Yong Li
1
-0
/
+1
2017-04-24
pinctrl: aspeed: Add core pinconf support
Andrew Jeffery
1
-0
/
+28
2016-12-28
pinctrl: aspeed-g5: Add mux configuration for all pins
Andrew Jeffery
1
-0
/
+1
2016-12-28
pinctrl: aspeed: Read and write bits in LPC and GFX controllers
Andrew Jeffery
1
-9
/
+23
2016-09-07
pinctrl: Add core support for Aspeed SoCs
Andrew Jeffery
1
-0
/
+569