index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.12.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
pinetabv-6.6.y-devel
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starfive-6.6.63-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
pci
/
controller
/
pcie-xilinx-cpm.c
Age
Commit message (
Expand
)
Author
Files
Lines
2025-03-23
PCI: xilinx-cpm: Add cpm_csr register mapping for CPM5_HOST1 variant
Thippeswamy Havalige
1
-1
/
+2
2025-03-11
PCI: xilinx-cpm: Add support for Versal Net CPM5NC Root Port controller
Thippeswamy Havalige
1
-11
/
+29
2025-03-11
PCI: xilinx-cpm: Fix IRQ domain leak in error path of probe
Thippeswamy Havalige
1
-4
/
+6
2024-12-19
PCI: xilinx-cpm: Add support for Versal CPM5 Root Port Controller 1
Thippeswamy Havalige
1
-11
/
+39
2023-10-26
PCI: xilinx-cpm: Move IRQ definitions to a common header
Thippeswamy Havalige
1
-31
/
+7
2022-11-10
PCI: Remove unnecessary <linux/of_irq.h> includes
Bjorn Helgaas
1
-1
/
+0
2022-07-22
PCI: xilinx-cpm: Add support for Versal CPM5 Root Port
Bharat Kumar Gogada
1
-2
/
+58
2022-01-04
PCI: xilinx-cpm: Rename xilinx_cpm_pcie_port to xilinx_cpm_pcie
Bjorn Helgaas
1
-22
/
+22
2021-08-02
PCI: Bulk conversion to generic_handle_domain_irq()
Marc Zyngier
1
-2
/
+2
2021-01-25
PCI: xilinx-cpm: Fix reference count leak on error path
Pan Bian
1
-0
/
+1
2020-09-07
PCI: xilinx-cpm: Remove leftover bridge initialization
Lorenzo Pieralisi
1
-4
/
+0
2020-08-06
Merge branch 'pci/host-probe-refactor'
Bjorn Helgaas
1
-9
/
+6
2020-08-06
PCI: xilinx-cpm: Add Versal CPM Root Port driver
Bharat Kumar Gogada
1
-0
/
+614