summaryrefslogtreecommitdiff
path: root/drivers/net/dsa/realtek/rtl8366rb.c
AgeCommit message (Expand)AuthorFilesLines
2024-09-07net: dsa: realtek: rtl8366rb: Make use of irq_get_trigger_type()Vasileios Amoiridis1-1/+1
2024-09-03net: dsa: realtek: Use for_each_child_of_node_scoped()Jinjie Ruan1-5/+3
2024-04-30net: dsa: realtek: provide own phylink MAC operationsRussell King (Oracle)1-7/+22
2024-04-29net: dsa: realtek: add LED drivers for rtl8366rbLuiz Angelo Daros de Luca1-39/+265
2024-04-29net: dsa: realtek: keep default LED state in rtl8366rbLuiz Angelo Daros de Luca1-67/+20
2024-02-12net: dsa: realtek: embed dsa_switch into realtek_privLuiz Angelo Daros de Luca1-1/+2
2024-02-12net: dsa: realtek: use the same mii bus driver for both interfacesLuiz Angelo Daros de Luca1-46/+6
2024-02-12net: dsa: realtek: common rtl83xx moduleLuiz Angelo Daros de Luca1-4/+5
2024-02-12net: dsa: realtek: convert variants into real driversLuiz Angelo Daros de Luca1-1/+53
2024-02-12net: dsa: realtek: introduce REALTEK_DSA namespaceLuiz Angelo Daros de Luca1-0/+1
2023-12-12net: dsa: realtek: Rewrite RTL8366RB MTU handlingLinus Walleij1-18/+30
2023-12-12net: dsa: realtek: Rename bogus RTL8368S variableLinus Walleij1-5/+6
2023-09-15net: dsa: rtl8366rb: Implement setting up link on CPU portLinus Walleij1-9/+35
2023-08-20net: dsa: realtek: add phylink_get_caps implementationRussell King (Oracle)1-0/+28
2022-05-16net: dsa: realtek: rtl8366rb: Serialize indirect PHY register accessAlvin Šipraga1-12/+25
2022-02-27net: dsa: pass extack to .port_bridge_join driver methodsVladimir Oltean1-1/+2
2022-01-28net: dsa: realtek: add new mdio interface for driversLuiz Angelo Daros de Luca1-2/+39
2022-01-28net: dsa: realtek: convert subdrivers into modulesLuiz Angelo Daros de Luca1-0/+4
2022-01-28net: dsa: realtek: remove direct calls to realtek-smiLuiz Angelo Daros de Luca1-6/+8
2022-01-28net: dsa: realtek: rename realtek_smi to realtek_privLuiz Angelo Daros de Luca1-201/+201
2022-01-28net: dsa: realtek-smi: move to subdirectoryLuiz Angelo Daros de Luca1-0/+1816
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-05 03:13:27 +0300