index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
mtd
/
spi-nor
/
intel-spi.c
Age
Commit message (
Expand
)
Author
Files
Lines
2020-03-16
mtd: spi-nor: Prepare core / manufacturer code split
Boris Brezillon
1
-960
/
+0
2019-10-23
mtd: spi-nor: Introduce 'struct spi_nor_controller_ops'
Tudor Ambarus
1
-9
/
+15
2019-10-23
mtd: spi-nor: intel-spi: add support for Intel Cannon Lake SPI flash
Jethro Beekman
1
-0
/
+11
2019-10-23
mtd: spi-nor: intel-spi: support chips without software sequencer
Jethro Beekman
1
-7
/
+16
2019-08-21
mtd: spi-nor: intel-spi: Whitelist 4B read commands
Alexander Sverdlin
1
-0
/
+2
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500
Thomas Gleixner
1
-4
/
+1
2019-04-01
mtd: spi-nor: intel-spi: Avoid crossing 4K address boundary on read/write
Alexander Sverdlin
1
-0
/
+8
2018-08-01
mtd: spi-nor: intel-spi: use mtd_device_register()
Rafał Miłecki
1
-1
/
+1
2018-05-18
mtd: spi-nor: intel: provide a range for poll_timout
Nicholas Mc Guire
1
-2
/
+2
2018-05-18
mtd: spi-nor: intel-spi: Fix atomic sequence handling
Mika Westerberg
1
-9
/
+67
2018-01-07
spi-nor: intel-spi: Remove unused preopcodes field
Mika Westerberg
1
-6
/
+0
2017-10-11
spi-nor: intel-spi: Fall back to use SW sequencer to erase
Bin Meng
1
-1
/
+49
2017-10-11
spi-nor: intel-spi: Rename swseq to swseq_reg in 'struct intel_spi'
Bin Meng
1
-8
/
+8
2017-10-11
spi-nor: intel-spi: Remove the unnecessary HSFSTS register RW
Bin Meng
1
-3
/
+2
2017-10-11
spi-nor: intel-spi: Don't assume OPMENU0/1 to be programmed by BIOS
Bin Meng
1
-26
/
+65
2017-10-11
spi-nor: intel-spi: Remove 'Atomic Cycle Sequence' in intel_spi_write()
Bin Meng
1
-5
/
+0
2017-10-11
spi-nor: intel-spi: Use SW sequencer for BYT/LPT
Bin Meng
1
-15
/
+15
2017-10-11
spi-nor: intel-spi: Check transfer length in the HW/SW cycle
Bin Meng
1
-2
/
+10
2017-10-11
spi-nor: intel-spi: Fix broken software sequencing codes
Bin Meng
1
-2
/
+2
2017-10-11
spi-nor: intel-spi: Remove useless 'buf' parameter in the HW/SW cycle
Bin Meng
1
-8
/
+6
2017-10-11
spi-nor: intel-spi: Fix number of protected range registers for BYT/LPT
Bin Meng
1
-5
/
+11
2017-05-15
mtd: spi-nor: introduce SPI 1-2-2 and SPI 1-4-4 protocols
Cyrille Pitchen
1
-1
/
+6
2017-03-08
mtd: spi-nor: intel: use ERR_CAST in return statement
Nicholas Mc Guire
1
-1
/
+1
2017-03-08
mtd: spi-nor: intel: use true/false for boolean
Nicholas Mc Guire
1
-1
/
+1
2017-01-03
spi-nor: Add support for Intel SPI serial flash controller
Mika Westerberg
1
-0
/
+777