index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
mfd
/
tqmx86.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-04-26
mfd: tqmx86: Correct board names for TQMxE39x
Matthias Schiffer
1
-15
/
+17
2023-04-26
mfd: tqmx86: Specify IO port register range more precisely
Matthias Schiffer
1
-5
/
+5
2023-04-26
mfd: tqmx86: Do not access I2C_DETECT register through io_base
Matthias Schiffer
1
-3
/
+7
2021-08-16
mfd: tqmx86: Assume 24MHz LPC clock for unknown boards
Matthias Schiffer
1
-3
/
+5
2021-08-16
mfd: tqmx86: Add support for TQ-Systems DMI IDs
Matthias Schiffer
1
-0
/
+8
2021-08-16
mfd: tqmx86: Add support for TQMx110EB and TQMxE40x
Matthias Schiffer
1
-0
/
+20
2021-08-16
mfd: tqmx86: Fix typo in "platform"
Matthias Schiffer
1
-4
/
+4
2021-08-16
mfd: tqmx86: Remove incorrect TQMx90UC board ID
Matthias Schiffer
1
-4
/
+0
2021-08-16
mfd: tqmx86: Clear GPIO IRQ resource when no IRQ is set
Matthias Schiffer
1
-0
/
+2
2020-05-26
mfd: tqmx86: Fix a typo in MODULE_DESCRIPTION
Christophe JAILLET
1
-1
/
+1
2020-01-24
mfd: tqmx86: remove set but not used variable 'i2c_ien'
yu kuai
1
-2
/
+1
2019-02-18
mfd: tqmx86: IO controller with I2C, Wachdog and GPIO
Andrew Lunn
1
-0
/
+281