index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
irqchip
/
irq-hip04.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-08-18
irqchip/hip04: Report that effective affinity is a single target
Marc Zyngier
1
-0
/
+3
2016-12-25
cpu/hotplug: Cleanup state names
Thomas Gleixner
1
-1
/
+1
2016-07-14
irqchip/hip04: Convert to hotplug state machine
Richard Cochran
1
-20
/
+5
2016-05-28
remove lots of IS_ERR_VALUE abuses
Arnd Bergmann
1
-1
/
+1
2015-10-13
irqdomain: Use irq_domain_get_of_node() instead of direct field access
Marc Zyngier
1
-1
/
+1
2015-09-16
irqchip: Kill off set_irq_flags usage
Rob Herring
1
-2
/
+2
2015-07-27
irqchip/gic: Enable SKIP_SET_WAKE and MASK_ON_SUSPEND
Sudeep Holla
1
-1
/
+3
2015-07-12
irqchip: Prepare for local stub header removal
Joel Porquet
1
-1
/
+1
2015-06-05
irqchip: gic: Simplify gic_configure_irq by using IRQCHIP_SET_TYPE_MASKED
Sudeep Holla
1
-0
/
+1
2015-01-26
irqchip: gic: Allow interrupt level to be set for PPIs
Liviu Dudau
1
-3
/
+6
2015-01-07
irqchip: hip04: Initialize hip04_cpu_map to 0xffff
Wang Long
1
-1
/
+1
2014-11-02
irqchip: hip04: Convert to handle_domain_irq
Marc Zyngier
1
-2
/
+1
2014-08-20
irqchip: hip04: Enable Hisilicon HiP04 interrupt controller
Haojian Zhuang
1
-0
/
+424