summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/nouveau/nvkm
AgeCommit message (Expand)AuthorFilesLines
2015-08-28drm/nouveau/therm: cosmetic changesBen Skeggs14-459/+433
2015-08-28drm/nouveau/pmu: cosmetic changesBen Skeggs2-46/+44
2015-08-28drm/nouveau/mxm: cosmetic changesBen Skeggs1-9/+5
2015-08-28drm/nouveau/mmu: cosmetic changesBen Skeggs7-168/+157
2015-08-28drm/nouveau/mc: cosmetic changesBen Skeggs7-72/+66
2015-08-28drm/nouveau/ltc: cosmetic changesBen Skeggs4-148/+148
2015-08-28drm/nouveau/imem: cosmetic changesBen Skeggs11-197/+193
2015-08-28drm/nouveau/ibus: cosmetic changesBen Skeggs3-105/+93
2015-08-28drm/nouveau/i2c: cosmetic changesBen Skeggs8-49/+37
2015-08-28drm/nouveau/gpio: cosmetic changesBen Skeggs1-4/+4
2015-08-28drm/nouveau/fuse: cosmetic changesBen Skeggs4-42/+33
2015-08-28drm/nouveau/fb: cosmetic changesBen Skeggs47-640/+626
2015-08-28drm/nouveau/devinit: cosmetic changesBen Skeggs15-204/+204
2015-08-28drm/nouveau/clk: cosmetic changesBen Skeggs11-769/+758
2015-08-28drm/nouveau/bus: cosmetic changesBen Skeggs8-96/+90
2015-08-28drm/nouveau/bios: cosmetic changesBen Skeggs2-4/+4
2015-08-28drm/nouveau/bar: cosmetic changesBen Skeggs4-134/+126
2015-08-28drm/nouveau/device: include core/device.h automatically for subdevs/enginesBen Skeggs73-93/+0
2015-08-28drm/nouveau/device: add direct pointer to struct deviceBen Skeggs1-0/+2
2015-08-28drm/nouveau/device: add direct pointers to subdevs from nvkm_deviceBen Skeggs1-7/+56
2015-08-28drm/nouveau/subdev: add direct pointer to nvkm_deviceBen Skeggs3-4/+7
2015-08-28drm/nouveau/lib: various tweaksBen Skeggs1-1/+1
2015-08-28drm/nouveau/pmu/gk104: implement a hackish workaround for a hw bugBen Skeggs1-0/+51
2015-08-28drm/nouveau/disp/dp: gm1xx appears to have same dp lane ordering as gm2xxBen Skeggs3-10/+7
2015-08-28drm/nouveau/disp/dp: fix some tx_pu mishandlingBen Skeggs4-6/+7
2015-08-28drm/nouveau/bios/dp: use alternate set of drvctl values where necessaryBen Skeggs1-5/+4
2015-08-28drm/nouveau/bios/dcb: accept "maxwell" lane count values for dcb 4.0Ben Skeggs1-14/+13
2015-08-28drm/nouveau/fb/sddr3: add WR/CWL values seen on a GK208Ilia Mirkin1-2/+2
2015-08-28drm/nouveau/nv46: Change mc subdev oclass from nv44 to nv4cHans de Goede1-1/+1
2015-08-28drm/nouveau/pm/gf100: only use PBFB_BROADCAST.PM_UNK100 for PBFB signalsSamuel Pitoiset5-54/+19
2015-08-28drm/nouveau/pm/gf100: remove multiple definitions of GPC_DOM signal 0x0eSamuel Pitoiset1-5/+4
2015-08-28drm/nouveau/pm/gf100: remove undefined TEX.PM_UNKC8 muxSamuel Pitoiset1-4/+0
2015-08-28drm/nouveau/pm: allow zeroed signals to enable sourcesSamuel Pitoiset1-2/+2
2015-08-28drm/nouveau/pm/nv50: TPC[0x3] must be used for PGRAPH muxs on G80Samuel Pitoiset3-20/+28
2015-08-28drm/nouveau/pm/nv50: fix wrong addr for ZCULL source on G80:GT215Samuel Pitoiset1-1/+1
2015-08-28drm/nouveau/bios: add opcodes 0x73 and 0x77Ilia Mirkin1-0/+37
2015-08-28drm/nouveau/device: recognize GM20BAlexandre Courbot1-0/+20
2015-08-28drm/nouveau/gr: add GM20B supportAlexandre Courbot9-6/+216
2015-08-28drm/nouveau/fifo: add GM20B fifoAlexandre Courbot4-1/+40
2015-08-28drm/nouveau/gr/gk20a: use same initialization sequence as nvgpuAlexandre Courbot5-30/+421
2015-08-28drm/nouveau/gr: use NVIDIA-provided external firmwaresAlexandre Courbot1-12/+19
2015-08-28drm/nouveau/pm/gk104: add compute signals/sourcesSamuel Pitoiset3-1/+93
2015-08-28drm/nouveau/pm/gk104: re-use gf100_pm_ctor()Samuel Pitoiset2-55/+13
2015-08-28drm/nouveau/pm/nv40: rename pcounter domains to 'pc' instead of 'pm'Samuel Pitoiset1-1/+1
2015-08-28drm/nouveau/pm: expose name of domainsSamuel Pitoiset1-0/+1
2015-08-28drm/nouveau/drm/nouveau/clk: fix tstate to pstate calculationWei Ni1-1/+1
2015-08-28drm/nouveau/pm: some fixes related to sourcesSamuel Pitoiset1-5/+16
2015-08-28drm/nouveau/pm: fix signals/sources for GT200+Samuel Pitoiset2-6/+5
2015-08-28drm/nouveau/pm/gf100: add compute signals/sourcesSamuel Pitoiset6-5/+280
2015-08-28drm/nouveau/pm/gf100: allow to share GPC, HUB and PART domainsSamuel Pitoiset3-18/+33
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-16 01:04:00 +0300