index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
nouveau
/
nva3_pm.c
Age
Commit message (
Expand
)
Author
Files
Lines
2012-10-03
drm/nouveau: port remainder of drm code, and rip out compat layer
Ben Skeggs
1
-123
/
+149
2012-10-03
drm/nouveau/fb: merge fb/vram and port to subdev interfaces
Ben Skeggs
1
-4
/
+2
2012-10-03
drm/nouveau/clock: pull in the implementation from all over the place
Ben Skeggs
1
-1
/
+1
2012-10-03
drm/nouveau: restructure source tree, split core from drm implementation
Ben Skeggs
1
-1
/
+1
2012-05-24
drm/nouveau/pm: some more delays for ddr3 reclocking
Ben Skeggs
1
-0
/
+1
2012-05-24
drm/nva3/pm: another few magic regs, and slightly better 0x004018 handling
Ben Skeggs
1
-4
/
+15
2012-05-24
drm/nva3/pm: initial attempt at handling 111100/111104
Ben Skeggs
1
-0
/
+21
2012-05-24
drm/nva3/pm: make pll->pll mode work
Ben Skeggs
1
-6
/
+21
2012-05-24
drm/nva3/pm: attempt to bash a few 0x100200 bits correctly
Ben Skeggs
1
-20
/
+46
2012-05-24
drm/nva3/pm: begin to restructure memory clock changes + another magic
Ben Skeggs
1
-8
/
+40
2012-05-24
drm/nva3/pm: more random unknown PFB regs
Ben Skeggs
1
-1
/
+23
2012-05-24
drm/nva3/pm: initial attempt at more magic PFB regs
Ben Skeggs
1
-1
/
+24
2012-05-24
drm/nva3/pm: hook up to ram reclocking helper
Ben Skeggs
1
-12
/
+110
2012-05-24
drm/nva3/pm: introduce more paranoia
Ben Skeggs
1
-5
/
+10
2011-12-21
drm/nouveau/pm: make clocks_set return an error code clocks_set can fail.
Martin Peres
1
-1
/
+5
2011-09-20
drm/nva3/pm: fixup for NVAF special
Ben Skeggs
1
-1
/
+7
2011-09-20
drm/nva3/pm: use crystal freq where appropriate
Ben Skeggs
1
-3
/
+4
2011-09-20
drm/nva3/pm: pll disabled if bit 0 of ctrl not set
Ben Skeggs
1
-19
/
+23
2011-09-20
drm/nvc0/pm: more complete parsing of clock domains
Ben Skeggs
1
-0
/
+2
2011-09-20
drm/nva3/pm: idle graphics engine before changing clocks
Ben Skeggs
1
-0
/
+40
2011-09-20
drm/nva3/pm: tidy and add some comments here and there
Ben Skeggs
1
-47
/
+78
2011-09-20
drm/nva3/pm: parse/reclock vdec/41a0 clocks
Ben Skeggs
1
-0
/
+20
2011-09-20
drm/nva3/pm: rewrite clock_set, and switch to new interfaces
Ben Skeggs
1
-136
/
+141
2011-09-20
drm/nva3/pm: rewrite clock readback functions, far more correct now
Ben Skeggs
1
-33
/
+62
2011-05-16
drm/nva3/clk: better pll calculation when no fractional fb div available
Ben Skeggs
1
-2
/
+2
2011-05-16
drm/nva3/pm: allow use of divisor 16
Ben Skeggs
1
-1
/
+1
2011-05-16
drm/nva3/pm: initial pass at set_clock() hook
Ben Skeggs
1
-21
/
+94
2011-05-16
drm/nva3: somewhat improve clock reporting
Ben Skeggs
1
-10
/
+46
2010-10-05
drm/nva3: split pm backend out from nv50
Ben Skeggs
1
-0
/
+95