index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.12.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
pinetabv-6.6.y-devel
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starfive-6.6.63-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
display
/
intel_dp.c
Age
Commit message (
Expand
)
Author
Files
Lines
2020-10-30
drm/i915: Pimp AUX CH names
Ville Syrjälä
1
-3
/
+10
2020-10-30
drm/i915: Introduce AUX_CH_USBCn
Ville Syrjälä
1
-3
/
+50
2020-10-20
drm/i915: s/intel_dp_sink_dpms/intel_dp_set_power/
Ville Syrjälä
1
-12
/
+12
2020-10-20
drm/i915: Move the lspcon resume from .reset() to intel_dp_sink_dpms()
Ville Syrjälä
1
-3
/
+2
2020-10-16
drm/i915: Inline intel_dp_ycbcr420_config()
Ville Syrjälä
1
-24
/
+9
2020-10-16
drm/i915: Nuke lspcon_ycbcr420_config()
Ville Syrjälä
1
-5
/
+3
2020-10-14
drm/i915/jsl: Split EHL/JSL platform info and PCI ids
Tejas Upadhyay
1
-1
/
+1
2020-10-12
drm/i915: Switch to LTTPR non-transparent mode link training
Imre Deak
1
-14
/
+14
2020-10-12
drm/i915: Switch to LTTPR transparent mode link training
Imre Deak
1
-0
/
+2
2020-10-12
drm/i915: Simplify the link training functions
Imre Deak
1
-7
/
+0
2020-10-12
drm/i915: Fix DP link training pattern mask
Imre Deak
1
-5
/
+5
2020-10-09
drm/i915: Wait for eDP panel power cycle delay on reboot on all platforms
Ville Syrjälä
1
-3
/
+2
2020-10-09
drm/i915: Replace the VLV/CHV eDP reboot notifier with the .shutdown() hook
Ville Syrjälä
1
-44
/
+14
2020-10-07
drm/i915/display/ehl: Limit eDP to HBR2
José Roberto de Souza
1
-1
/
+10
2020-10-06
drm/i915: Add an encoder hook to sanitize its state during init/resume
Imre Deak
1
-0
/
+28
2020-10-06
drm/i915: Check for unsupported DP link rates during initial commit
Imre Deak
1
-0
/
+12
2020-10-06
drm/i915: Move the initial fastset commit check to encoder hooks
Imre Deak
1
-0
/
+22
2020-10-01
drm/i915: Init lspcon after HPD in intel_dp_detect()
Kai-Heng Feng
1
-6
/
+4
2020-10-01
drm/i915: Eliminate intel_dp.regs.dp_tp_{ctl,status}
Ville Syrjälä
1
-2
/
+0
2020-10-01
drm/i915: Plumb crtc_state to link training
Ville Syrjälä
1
-39
/
+84
2020-10-01
drm/i915: Shove the PHY test into the hotplug work
Ville Syrjälä
1
-26
/
+128
2020-10-01
drm/i915: Make intel_dp_process_phy_request() static
Ville Syrjälä
1
-1
/
+1
2020-10-01
drm/i915: s/old_crtc_state/crtc_state/
Ville Syrjälä
1
-2
/
+2
2020-10-01
drm/i915: s/pre_empemph/preemph/
Ville Syrjälä
1
-4
/
+4
2020-09-24
drm/i915: Use the correct bpp when validating "4:2:0 only" modes
Ville Syrjälä
1
-22
/
+33
2020-09-24
drm/i915: Decouple intel_dp_{min,output}_bpp() from crtc_state
Ville Syrjälä
1
-7
/
+8
2020-09-24
drm/i915: Extract intel_dp_output_format()
Ville Syrjälä
1
-12
/
+20
2020-09-17
drm/i915: Do YCbCr 444->420 conversion via DP protocol converters
Ville Syrjälä
1
-20
/
+101
2020-09-17
drm/i915: DP->HDMI TMDS clock limits vs. deep color
Ville Syrjälä
1
-6
/
+57
2020-09-17
drm/i915: Handle downstream facing ports w/o EDID
Ville Syrjälä
1
-1
/
+14
2020-09-17
drm/i915: Configure DP 1.3+ protocol converted HDMI mode
Ville Syrjälä
1
-0
/
+23
2020-09-17
drm/i915: Deal with TMDS DFP clock limits
Ville Syrjälä
1
-3
/
+33
2020-09-17
drm/i915: Reworkd DP DFP clock handling
Ville Syrjälä
1
-28
/
+27
2020-09-17
drm/dp: Redo drm_dp_downstream_max_clock() as drm_dp_downstream_max_dotclock()
Ville Syrjälä
1
-2
/
+2
2020-09-17
drm/dp: Pimp drm_dp_downstream_max_bpc()
Ville Syrjälä
1
-1
/
+1
2020-09-17
drm/i915: Reworkd DFP max bpc handling
Ville Syrjälä
1
-6
/
+16
2020-09-17
drm/i915/lspcon: Do not send infoframes to non-HDMI sinks
Ville Syrjälä
1
-1
/
+6
2020-09-15
drm/i915: Move hpd_pin setup to encoder init
Ville Syrjälä
1
-1
/
+1
2020-09-15
drm/i915: Reduce INTEL_DISPLAY_ENABLED to just treat outputs as disconnected
Ville Syrjälä
1
-0
/
+3
2020-09-12
Merge drm/drm-next into drm-intel-next-queued
Rodrigo Vivi
1
-101
/
+31
2020-09-01
drm/i915: Factor out HDCP shim functions from dp for use by dp_mst
Sean Paul
1
-606
/
+1
2020-09-01
drm/i915: Don't fully disable HDCP on a port if multiple pipes are using it
Sean Paul
1
-0
/
+2
2020-09-01
drm/i915: Use the cpu_transcoder in intel_hdcp to toggle HDCP signalling
Sean Paul
1
-0
/
+1
2020-09-01
drm/i915: Intercept Aksv writes in the aux hooks
Sean Paul
1
-33
/
+29
2020-09-01
drm/i915/dp: Extract drm_dp_read_dpcd_caps()
Lyude Paul
1
-58
/
+2
2020-09-01
drm/i915/dp: Extract drm_dp_read_sink_count()
Lyude Paul
1
-6
/
+5
2020-09-01
drm/i915/dp: Extract drm_dp_read_sink_count_cap()
Lyude Paul
1
-9
/
+12
2020-09-01
drm/i915/dp: Extract drm_dp_read_downstream_info()
Lyude Paul
1
-12
/
+2
2020-09-01
drm/i915/dp: Extract drm_dp_read_mst_cap()
Lyude Paul
1
-16
/
+2
2020-08-27
drm/i915/display: Disable DRRS when needed in fastsets
José Roberto de Souza
1
-9
/
+62
[next]