summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/bridge/sil-sii8620.c
AgeCommit message (Expand)AuthorFilesLines
2018-07-04drm/bridge/sii8620: Fix link mode selectionMaciej Purski1-10/+20
2018-07-04drm/bridge/sii8620: Fix display of packed pixel modesMaciej Purski1-1/+16
2018-07-04drm/bridge/sii8620: Send AVI infoframe in all MHL versionsMaciej Purski1-20/+19
2018-06-21drm/bridge/sii8620: fix display of packed pixel modes in MHL2Maciej Purski1-16/+1
2018-06-13drm/bridge/sii8620: fix HDMI cable connection to dongleMaciej Purski1-23/+42
2018-06-13drm/bridge/sii8620: remove HSIC initializationMaciej Purski1-38/+0
2018-06-13drm/bridge/sii8620: start MHL transmission after HDMI signal detectionMaciej Purski1-51/+2
2018-06-13drm/bridge/sii8620: fix potential buffer overflowMaciej Purski1-1/+1
2018-06-13drm/bridge/sii8620: fix display modes validationMaciej Purski1-39/+41
2018-06-13drm/bridge/sii8620: fix loops in EDID fetch logicAndrzej Hajda1-11/+20
2018-06-13drm/bridge/sii8620: simplify hardware reset procedureAndrzej Hajda1-13/+10
2018-03-12drm/bridge/sii8620: use micro-USB cable detection logic to detect MHLMaciej Purski1-3/+94
2017-11-22drm/edid: Allow HDMI infoframe without VIC or S3DVille Syrjälä1-1/+2
2017-11-16drm/bridge/sii8620: add DVI mode supportMaciej Purski1-18/+18
2017-11-16drm/bridge/sii8620: filter unsupported modesMarek Szyprowski1-0/+14
2017-10-11drm/bridge/sii8620: add remote control supportMaciej Purski1-5/+91
2017-08-24drm/bridge/sii8620: Fix memory corruptionMaciej Purski1-2/+2
2017-02-23drm/bridge/sii8620: add missing error handling in probeAndrzej Hajda1-0/+4
2017-02-02drm/bridge/sii8620: enable interlace modesAndrzej Hajda1-3/+0
2017-02-02drm/bridge/sii8620: enable MHL3 mode if possibleAndrzej Hajda1-11/+12
2017-02-02drm/bridge/sii8620: add HSIC initialization codeAndrzej Hajda1-0/+38
2017-02-02drm/bridge/sii8620: improve gen2 write burst IRQ routineAndrzej Hajda1-1/+20
2017-02-02drm/bridge/sii8620: send EMSC features on requestAndrzej Hajda1-4/+23
2017-02-02drm/bridge/sii8620: rewrite hdmi start sequenceAndrzej Hajda1-29/+251
2017-02-02drm/bridge/sii8620: fix disconnect sequenceAndrzej Hajda1-1/+3
2017-02-02drm/bridge/sii8620: split EDID read and write codeAndrzej Hajda1-4/+27
2017-02-02drm/bridge/sii8620: add delay during cbus resetAndrzej Hajda1-5/+4
2017-02-02drm/bridge/sii8620: do not stop MHL output when TMDS input is stoppedAndrzej Hajda1-13/+0
2017-02-02drm/bridge/sii8620: set gen2 write burst before sending MSC commandAndrzej Hajda1-38/+50
2017-02-02drm/bridge/sii8620: abstract out sink detection codeAndrzej Hajda1-15/+20
2017-02-02drm/bridge/sii8620: fix initialization sequence for MHL2 receiversAndrzej Hajda1-2/+1
2017-02-02drm/bridge/sii8620: fix MSC message removalAndrzej Hajda1-1/+1
2017-02-02drm/bridge/sii8620: remove spare CBUS bring-up sequenceAndrzej Hajda1-4/+0
2017-02-02drm/bridge/sii8620: fix peer device capabilities read codeAndrzej Hajda1-1/+11
2017-02-02drm/bridge/sii8620: respond to feature requestsAndrzej Hajda1-0/+4
2017-02-02drm/bridge/sii8620: add support for burst eMSC transmissionsAndrzej Hajda1-1/+193
2017-02-02drm/bridge/sii8620: initial support for eCBUS-S modeAndrzej Hajda1-2/+102
2017-02-02drm/bridge/sii8620: add continuations to messagesAndrzej Hajda1-0/+20
2017-02-02drm/bridge/sii8620: add reading device capability registersAndrzej Hajda1-0/+35
2017-02-02drm/bridge/sii8620: add MHL3 mode check helperAndrzej Hajda1-2/+7
2017-02-02drm/bridge/sii8620: simplify MHL3 mode settingAndrzej Hajda1-6/+2
2016-10-27drm/bridge: fix platform_no_drv_owner.cocci warningskbuild test robot1-1/+0
2016-10-27drm/bridge: fix semicolon.cocci warningskbuild test robot1-1/+1
2016-10-26drm/bridge: add Silicon Image SiI8620 driverAndrzej Hajda1-0/+1565
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-06 22:33:01 +0300