summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display
AgeCommit message (Expand)AuthorFilesLines
2020-11-10Merge v5.10-rc3 into drm-nextDaniel Vetter1-0/+4
2020-11-10Merge tag 'amd-drm-next-5.11-2020-11-05' of git://people.freedesktop.org/~agd...Dave Airlie186-1301/+10647
2020-11-06Merge tag 'drm-fixes-2020-11-06-1' of git://anongit.freedesktop.org/drm/drmLinus Torvalds4-0/+17
2020-11-05drm/amdgpu/display: FP fixes for DCN3.x (v4)Alex Deucher5-7/+104
2020-11-05drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3)Alex Deucher76-599/+79
2020-11-05drm/amd/display: fix psr panel lightupRoman Li1-1/+1
2020-11-04drm/amdgpu/display: remove DRM_AMD_DC_GREEN_SARDINEAlex Deucher5-20/+0
2020-11-04drm/amd/display: Add green_sardine support to DMRoman Li1-0/+12
2020-11-04drm/amd/display: Add green_sardine support to DCRoman Li4-0/+25
2020-11-04Merge tag 'docs-5.10-warnings' of git://git.lwn.net/linuxLinus Torvalds2-4/+4
2020-11-02drm/amdgpu/display: fix warnings when CONFIG_DRM_AMD_DC_DCN is not setAlex Deucher1-1/+4
2020-11-02drm/amd: fix typoesBernard Zhao1-1/+1
2020-11-02drm/amd/display: fix the NULL pointer that missed set_disp_pattern_generator ...Huang Rui1-0/+1
2020-11-02drm/amdgpu: apply dm_pp_notify_wm_clock_changes() for Polaris onlyEvan Quan1-1/+6
2020-11-02drm/amd/display: Tune min clk values for MPO for RVPratik Vishwakarma1-3/+27
2020-11-02drm/amd/display: fix recout calculation for left side clipDmytro Laktyushkin1-0/+4
2020-11-02drm/amd/display: 3.2.110Aric Cyr1-1/+1
2020-11-02drm/amd/display: [FW Promotion] Release 0.0.40Anthony Koo1-2/+9
2020-11-02drm/amd/display: Add missing pflip irqBhawanpreet Lakha1-2/+2
2020-11-02drm/amd/display: set hdcp1 wa re-auth delay to 200msJake Wang1-1/+1
2020-11-02drm/amd/display: Revert HUBP blank behaviour for nowJoshua Aberback2-26/+3
2020-11-02drm/amd/display: WA to ensure MUX chip gets SUPPORTED_LINK_RATES of eDPDale Zhao1-0/+10
2020-11-02drm/amd/display: Calculate CRC on specific frame regionWayne Lin3-3/+15
2020-11-02drm/amd/display: Do not warn NULL dc_sink if forcing connectorVictor Lu1-1/+2
2020-11-02drm/amd/display: Blank HUBP during pixel data blank for DCN30 v2Joshua Aberback9-108/+100
2020-11-02drm/amd/display: Reset flip_immediate to topmost planeAlvin Lee1-0/+3
2020-11-02drm/amd/display: Update connector on DSC property changeEryk Brol3-1/+130
2020-11-02drm/amd/display: correct eDP T9 delayHugo Hu3-13/+17
2020-11-02drm/amd/display: Add OPTC memory low power supportJacky Liao4-10/+32
2020-11-02drm/amd/display: Update panel registerChris Park1-1/+1
2020-11-02drm/amd/display: fail instead of div by zero/bugcheckAshley Thomas3-0/+7
2020-11-02drm/amd/display: 3.2.109Aric Cyr1-1/+1
2020-11-02drm/amd/display: Blank HUBP during pixel data blank for DCN30Joshua Aberback4-2/+87
2020-11-02drm/amd/display: stop top_mgr when type change to non-MST during s3Lewis Huang1-0/+8
2020-11-02drm/amd/display: [FW Promotion] Release 0.0.39Anthony Koo1-2/+2
2020-11-02drm/amd/display: Keep GSL for full updates with planes that flip VSYNCAlvin Lee1-0/+19
2020-11-02drm/amd/display: Force prefetch mode to 0Isabel Zhang1-1/+3
2020-11-02drm/amd/display: only check available pipe to disable vbios mode.Yongqiang Sun1-1/+5
2020-11-02drm/amd/display: Add MPC memory shutdown support for DCN3Jacky Liao3-3/+63
2020-11-02drm/amd/display: Fix compilation errorTao.Huang3-6/+6
2020-11-02drm/atomic: Pass the full state to CRTC atomic_checkMaxime Ripard1-6/+8
2020-11-02drm/amdgpu: fix build_coefficients() argumentArnd Bergmann1-1/+1
2020-10-30drm/amd/display: Clean up GFX9 tiling_flags path.Bas Nieuwenhuizen1-67/+7
2020-10-30drm/amd/display: Expose modifiers.Bas Nieuwenhuizen1-1/+338
2020-10-30drm/amd/display: Add formats for DCC with 2/3 planes.Bas Nieuwenhuizen1-0/+96
2020-10-30drm/amd/display: Set DC options from modifiers.Bas Nieuwenhuizen1-7/+95
2020-10-30drm/amd/display: Refactor surface tiling setup.Bas Nieuwenhuizen1-103/+119
2020-10-30drm/amd/display: Store tiling_flags in the framebuffer.Bas Nieuwenhuizen2-63/+12
2020-10-30drm/amd/display: Honor the offset for plane 0.Bas Nieuwenhuizen1-5/+9
2020-10-30drm/amd/display: Do not silently accept DCC for multiplane formats.Bas Nieuwenhuizen1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2025-08-10 18:30:23 +0300