summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/uvd_v4_2.c
AgeCommit message (Expand)AuthorFilesLines
2021-08-26drm/amdgpu: add missing cleanups for more ASICs on UVD/VCE suspendEvan Quan1-0/+24
2021-04-09drm/amdgpu: add the sched_score to amdgpu_ring_initChristian König1-1/+1
2020-11-24drm/amd/amdgpu/uvd_v4_2: Add one and remove another function param descriptionLee Jones1-1/+1
2020-11-24drm/amd/amdgpu/uvd_v4_2: Fix some kernel-doc misdemeanoursLee Jones1-2/+6
2020-09-23drm/amd: fix typoes in commentsBernard Zhao1-2/+2
2020-04-09drm/amdgpu: rework sched_list generationNirmoy Das1-1/+2
2020-04-01drm/amdgpu: stop disable the scheduler during HW finiChristian König1-3/+0
2019-06-14Merge tag 'drm-misc-next-2019-06-14' of git://anongit.freedesktop.org/drm/drm...Daniel Vetter1-2/+2
2019-06-11drm/amd: drop use of drmP.h in remaining filesSam Ravnborg1-1/+1
2019-06-10drm/amd: drop dependencies on drm_os_linux.hSam Ravnborg1-1/+1
2019-05-24drm/amdgpu/UVD: set no_user_fence flag to trueLeo Liu1-0/+1
2019-01-26drm/amdgpu: add flags to emit_ib interface v2Jack Xiao1-1/+1
2018-11-28drm/amdgpu: Reorder uvd ring init before uvd resumeChris Wilson1-4/+4
2018-11-05drm/amdgpu: Modify the argument of emit_ib interfaceRex Zhu1-1/+2
2018-11-05drm/amdgpu: further ring test cleanupsChristian König1-12/+5
2018-11-05drm/amdgpu: Retire amdgpu_ring.ready flag v4Andrey Grodzovsky1-6/+3
2018-09-27drm/amdgpu: move more defines into amdgpu_irq.hChristian König1-1/+1
2018-08-14drm/amdgpu/uvd: UVD entity initialization relys on ring initializationEmily Deng1-0/+4
2018-05-19drm/amdgpu: fix insert nop for UVD4.2 ringLeo Liu1-2/+13
2018-05-19drm/amdgpu/vg20:Restruct uvd to support multiple uvdsJames Zhu1-13/+14
2018-04-11drm/amdgpu: Use dpm_enabled as dpm state flagRex Zhu1-2/+2
2018-02-19drm/amdgpu: remove now superflous *_hdp operationChristian König1-30/+0
2017-12-27drm/amdgpu: rename vm_id to vmidChristian König1-1/+1
2017-12-06drm/amd/amdgpu: fix UVD mc offsetsPiotr Redlewski1-1/+1
2017-12-05drm/amdgpu: change redundant init logs to debug levelpding1-1/+1
2017-04-04drm/amdgpu: various cleanups for uvd/vce.Rex Zhu1-15/+4
2017-03-30drm/amdgpu: switch ih handling to two levels (v3)Alex Deucher1-1/+1
2017-03-30drm/amdgpu: change wptr to 64 bits (v2)Ken Wang1-4/+5
2017-02-16drm/amd/amdgpu: Fix flow control in uvd_v4_2_stop()Tom St Denis1-3/+6
2017-02-13drm/amdgpu: read hw register to check pg status.Rex Zhu1-2/+4
2017-02-09drm/amdgpu: refine uvd4.2 init/stop code.Rex Zhu1-41/+70
2017-02-09drm/amdgpu: power down/up uvd4 when smu disabled.Rex Zhu1-1/+16
2017-01-17drm/amdgpu: change clock gating mode for uvd_v4.Rex Zhu1-32/+10
2016-11-15drm/amdgpu: always un-gate UVD REGS path.Rex Zhu1-0/+2
2016-11-11drm/amdgpu: refine uvd_4.2 clock gate sequence.Rex Zhu1-31/+9
2016-10-27drm/amdgpu: enable uvd bypass mode for CI/VI.Rex Zhu1-3/+22
2016-10-25drm/amdgpu: rework IP block registration (v2)Alex Deucher1-1/+10
2016-10-25drm/amdgpu: move align_mask and nop into ring funcs as well (v2)Christian König1-2/+3
2016-10-25drm/amdgpu: move the ring type into the funcs structure (v2)Christian König1-1/+2
2016-10-25drm/amdgpu: move IB and frame size directly into the engine descriptionChristian König1-16/+5
2016-09-16drm/amdgpu/uvd4.2: add ring callbacks for ib and dma frame sizeAlex Deucher1-0/+16
2016-08-24drm/amdgpu: switch UVD code to use UVD_NO_OP for paddingAlex Deucher1-1/+1
2016-07-29drm/amdgpu: move UVD IB test into common code v2Christian König1-44/+1
2016-07-29drm/amdgpu: use begin/end_use for UVD power/clock gatingChristian König1-0/+2
2016-07-07drm/amdgpu: implement HDP functions for UVD v2Christian König1-0/+30
2016-05-11drm/amdgpu: move VM fields into jobChristian König1-1/+2
2016-05-11drm/amdgpu: move context switch handling into common code v2Christian König1-1/+1
2016-05-11drm/amd/amdgpu: Add name field to amd_ip_funcs (v2)Tom St Denis1-0/+1
2016-05-05drm/amd/amdgpu: Drop print_status callbacks.Tom St Denis1-112/+0
2016-05-05drm/amdgpu: use max_dw in ring_initChristian König1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-18 23:23:05 +0300