index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.12.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
pinetabv-6.6.y-devel
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starfive-6.6.63-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
cxl
/
core
/
port.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-12-05
Merge branch 'for-6.2/cxl-xor' into for-6.2/cxl
Dan Williams
1
-3
/
+6
2022-12-05
Merge branch 'for-6.2/cxl-aer' into for-6.2/cxl
Dan Williams
1
-1
/
+1
2022-12-05
cxl/port: Add RCD endpoint port enumeration
Dan Williams
1
-0
/
+7
2022-12-05
cxl/mem: Move devm_cxl_add_endpoint() from cxl_core to cxl_mem
Dan Williams
1
-39
/
+0
2022-12-04
cxl/acpi: Support CXL XOR Interleave Math (CXIMS)
Alison Schofield
1
-3
/
+6
2022-12-04
cxl/core/regs: Make cxl_map_{component, device}_regs() device generic
Dan Williams
1
-1
/
+1
2022-12-03
cxl/acpi: Extract component registers of restricted hosts from RCRB
Robert Richter
1
-6
/
+47
2022-12-03
cxl/acpi: Move rescan to the workqueue
Dan Williams
1
-2
/
+17
2022-11-14
cxl: Unify debug messages when calling devm_cxl_add_dport()
Robert Richter
1
-14
/
+34
2022-11-14
cxl: Unify debug messages when calling devm_cxl_add_port()
Robert Richter
1
-12
/
+39
2022-11-05
cxl/region: Fix 'distance' calculation with passthrough ports
Dan Williams
1
-2
/
+9
2022-08-02
cxl/region: Delete 'region' attribute from root decoders
Dan Williams
1
-1
/
+2
2022-07-26
cxl/region: Introduce cxl_pmem_region objects
Dan Williams
1
-0
/
+2
2022-07-26
cxl/region: Add region driver boiler plate
Dan Williams
1
-0
/
+9
2022-07-25
cxl/hdm: Commit decoder state to hardware
Dan Williams
1
-0
/
+1
2022-07-25
cxl/region: Program target lists
Dan Williams
1
-3
/
+1
2022-07-25
cxl/region: Attach endpoint decoders
Dan Williams
1
-7
/
+3
2022-07-25
cxl/acpi: Add a host-bridge index lookup mechanism
Dan Williams
1
-0
/
+16
2022-07-25
cxl/region: Enable the assignment of endpoint decoders to regions
Dan Williams
1
-0
/
+9
2022-07-22
cxl/region: Add region creation support
Ben Widawsky
1
-0
/
+39
2022-07-22
cxl/mem: Enumerate port targets before adding endpoints
Dan Williams
1
-0
/
+41
2022-07-22
cxl/hdm: Add sysfs attributes for interleave ways + granularity
Ben Widawsky
1
-0
/
+23
2022-07-22
cxl/port: Move dport tracking to an xarray
Dan Williams
1
-49
/
+36
2022-07-22
cxl/port: Move 'cxl_ep' references to an xarray per port
Dan Williams
1
-31
/
+29
2022-07-22
cxl/port: Record parent dport when adding ports
Dan Williams
1
-12
/
+15
2022-07-22
cxl/port: Record dport in endpoint references
Dan Williams
1
-17
/
+35
2022-07-22
cxl/hdm: Add support for allocating DPA to an endpoint decoder
Dan Williams
1
-1
/
+72
2022-07-22
cxl/hdm: Track next decoder to allocate
Dan Williams
1
-0
/
+1
2022-07-22
cxl/hdm: Add 'mode' attribute to decoder objects
Dan Williams
1
-0
/
+20
2022-07-21
cxl/core: Define a 'struct cxl_endpoint_decoder'
Dan Williams
1
-10
/
+21
2022-07-21
cxl/core: Define a 'struct cxl_root_decoder'
Dan Williams
1
-7
/
+27
2022-07-21
cxl/core: Define a 'struct cxl_switch_decoder'
Dan Williams
1
-63
/
+129
2022-07-10
cxl/port: Cache CXL host bridge data
Dan Williams
1
-1
/
+17
2022-07-10
cxl/mem: Add a debugfs version of 'iomem' for DPA, 'dpamem'
Dan Williams
1
-0
/
+1
2022-07-10
cxl/debug: Move debugfs init to cxl_core_init()
Dan Williams
1
-2
/
+11
2022-07-10
cxl/core: Drop is_cxl_decoder()
Dan Williams
1
-6
/
+0
2022-07-10
cxl/core: Drop ->platform_res attribute for root decoders
Dan Williams
1
-22
/
+6
2022-07-10
cxl/core: Rename ->decoder_range ->hpa_range
Dan Williams
1
-2
/
+2
2022-07-09
cxl/port: Keep port->uport valid for the entire life of a port
Dan Williams
1
-2
/
+2
2022-06-22
cxl/core: Use is_endpoint_decoder
Ben Widawsky
1
-1
/
+1
2022-04-29
cxl: Drop cxl_device_lock()
Dan Williams
1
-32
/
+23
2022-04-29
cxl: Replace lockdep_mutex with local lock classes
Dan Williams
1
-4
/
+9
2022-03-22
cxl/core/port: Fix NULL but dereferenced coccicheck error
Wan Jiabing
1
-1
/
+4
2022-02-18
cxl/port: Hold port reference until decoder release
Dan Williams
1
-0
/
+4
2022-02-18
cxl/port: Fix endpoint refcount leak
Dan Williams
1
-1
/
+2
2022-02-12
cxl/core: Fix cxl_device_lock() class detection
Dan Williams
1
-1
/
+1
2022-02-12
cxl/core/port: Fix unregister_port() lock assertion
Dan Williams
1
-4
/
+20
2022-02-09
cxl/core/port: Fix / relax decoder target enumeration
Dan Williams
1
-1
/
+4
2022-02-09
cxl/core/port: Add endpoint decoders
Ben Widawsky
1
-7
/
+56
2022-02-09
cxl/core: Move target_list out of base decoder attributes
Dan Williams
1
-1
/
+2
[next]