index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
cxl
/
acpi.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-10-08
cxl/acpi: Do not fail cxl_acpi_probe() based on a missing CHBS
Alison Schofield
1
-4
/
+6
2021-09-22
cxl/core: Split decoder setup into alloc + add
Dan Williams
1
-24
/
+60
2021-09-22
cxl/bus: Populate the target list at decoder create
Dan Williams
1
-1
/
+12
2021-09-21
tools/testing/cxl: Introduce a mocked-up CXL port hierarchy
Dan Williams
1
-15
/
+21
2021-09-07
cxl/acpi: Do not add DSDT disabled ACPI0016 host bridge ports
Alison Schofield
1
-4
/
+8
2021-06-18
cxl/acpi: Use the ACPI CFMWS to create static decoder objects
Alison Schofield
1
-0
/
+122
2021-06-18
cxl/acpi: Add the Host Bridge base address to CXL port objects
Alison Schofield
1
-5
/
+95
2021-06-16
cxl/pmem: Add initial infrastructure for pmem support
Dan Williams
1
-2
/
+35
2021-06-10
cxl/acpi: Introduce cxl_decoder objects
Dan Williams
1
-1
/
+19
2021-06-10
cxl/acpi: Enumerate host bridge root ports
Dan Williams
1
-1
/
+92
2021-06-10
cxl/acpi: Add downstream port data to cxl_port instances
Dan Williams
1
-1
/
+42
2021-06-10
cxl/acpi: Introduce the root of a cxl_port topology
Dan Williams
1
-0
/
+39