index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
ingenic
/
jz4770-cgu.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-11-12
dt-bindings: Rename Ingenic CGU headers to ingenic,*.h
Paul Cercueil
1
-1
/
+1
2021-06-28
clk: ingenic: Remove pll_info.no_bypass_bit
Paul Cercueil
1
-2
/
+1
2021-06-28
clk: Support bypassing dividers
Paul Cercueil
1
-6
/
+6
2020-05-29
clk: Ingenic: Adjust cgu code to make it compatible with X1830.
周琰杰 (Zhou Yanjie)
1
-1
/
+7
2020-03-21
clk: ingenic/jz4770: Exit with error if CGU init failed
Paul Cercueil
1
-1
/
+3
2019-08-12
clk: ingenic: Use CLK_OF_DECLARE_DRIVER macro
Paul Cercueil
1
-1
/
+1
2019-06-26
clk: ingenic: Handle setting the Low-Power Mode bit
Paul Cercueil
1
-31
/
+2
2019-06-07
clk: ingenic/jz4770: Fix incorrect dividers for main clocks
Paul Cercueil
1
-6
/
+28
2019-05-15
clk: Remove io.h from clk-provider.h
Stephen Boyd
1
-0
/
+1
2018-06-02
clk: ingenic: jz4770: Add 150us delay after enabling VPU clock
Paul Cercueil
1
-1
/
+1
2018-06-02
clk: ingenic: jz4770: Enable power of AHB1 bus after ungating VPU clock
Paul Cercueil
1
-2
/
+2
2018-06-02
clk: ingenic: jz4770: Modify C1CLK clock to disable CPU clock stop on idle
Paul Cercueil
1
-1
/
+2
2018-06-02
clk: ingenic: jz4770: Change OTG from custom to standard gated clock
Paul Cercueil
1
-37
/
+5
2018-01-19
clk: Add Ingenic jz4770 CGU driver
Paul Cercueil
1
-0
/
+483