index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
clk-cdce706.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-04-23
clk: cdce706: use simple i2c probe function
Stephen Kitt
1
-3
/
+2
2020-07-11
Replace HTTP links with HTTPS ones: Common CLK framework
Alexander A. Klimov
1
-1
/
+1
2019-07-17
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
1
-1
/
+1
2019-06-26
clk: clk-cdce706: simplify getting the adapter of a client
Wolfram Sang
1
-1
/
+1
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500
Thomas Gleixner
1
-4
/
+1
2016-08-25
clk: cdce: Migrate to clk_hw based OF and registration APIs
Stephen Boyd
1
-18
/
+22
2015-08-25
clk: Convert __clk_get_flags() to clk_hw_get_flags()
Stephen Boyd
1
-1
/
+1
2015-07-20
clk: cdce706: Include clk.h
Stephen Boyd
1
-0
/
+1
2015-05-21
clk: cdce706: Add missing of_clk_del_provider call in cdce706_remove
Axel Lin
1
-0
/
+1
2015-05-06
clk: cdce706: Constify parent names in clock init data
Krzysztof Kozlowski
1
-2
/
+2
2015-03-27
clk: cdce706: Constify struct regmap_config
Krzysztof Kozlowski
1
-1
/
+1
2015-01-18
clk: TI CDCE706 clock synthesizer driver
Max Filippov
1
-0
/
+700