summaryrefslogtreecommitdiff
path: root/arch/x86/include/asm/perf_event.h
AgeCommit message (Expand)AuthorFilesLines
2023-02-21Merge tag 'sched-core-2023-02-20' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-1/+1
2023-01-13x86/perf/amd: Remove tracing from perf_lopwr_cb()Peter Zijlstra1-1/+1
2023-01-09perf/x86/intel: Support Architectural PerfMon Extension leafKan Liang1-0/+8
2022-11-09perf/x86/core: Zero @lbr instead of returning -1 in x86_perf_get_lbr() stubSean Christopherson1-3/+3
2022-08-27perf/x86/amd/lbr: Detect LbrExtV2 supportSandipan Das1-1/+2
2022-08-05Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-2/+9
2022-06-13perf/x86/amd/uncore: Add PerfMonV2 DF event formatSandipan Das1-0/+13
2022-06-13perf/x86/amd/uncore: Detect available DF countersSandipan Das1-0/+3
2022-06-08perf: x86/core: Add interface to query perfmon_event_map[] directlyLike Xu1-0/+6
2022-06-08perf/x86/core: Pass "struct kvm_pmu *" to determine the guest valuesLike Xu1-2/+2
2022-06-08perf/x86/intel: Add EPT-Friendly PEBS for Ice Lake ServerLike Xu1-0/+1
2022-05-11perf/amd/ibs: Add support for L3 miss filteringRavi Bangoria1-0/+3
2022-05-11Merge branch 'v5.18-rc5'Peter Zijlstra1-0/+5
2022-05-04perf/x86/amd/core: Detect available countersSandipan Das1-0/+17
2022-04-05perf/x86/amd: Add idle hooks for branch samplingStephane Eranian1-0/+23
2022-04-05perf/x86/intel: Don't extend the pseudo-encoding to GP countersKan Liang1-0/+5
2022-02-02perf/x86/intel: Increase max number of the fixed countersKan Liang1-1/+1
2021-06-17perf/x86: Reset the dirty counter to prevent the leak for an RDPMC taskKan Liang1-0/+1
2021-02-01perf/x86/intel: Add perf core PMU support for Sapphire RapidsKan Liang1-2/+6
2021-02-01perf/x86/intel: Filter unsupported Topdown metrics eventKan Liang1-2/+8
2021-01-27x86/perf: Use static_call for x86_pmu.guest_get_msrsLike Xu1-5/+1
2020-11-09perf/x86/intel: Make anythread filter support conditionalStephane Eranian1-1/+3
2020-09-10perf/x86/amd/ibs: Support 27-bit extended Op/cycle counterKim Phillips1-0/+1
2020-08-18perf/x86/intel: Support TopDown metrics on Ice LakeKan Liang1-0/+2
2020-08-18perf/x86: Add a macro for RDPMC offset of fixed countersKan Liang1-0/+3
2020-08-18perf/x86/intel: Generic support for hardware TopDown metricsKan Liang1-0/+47
2020-08-18perf/x86/intel: Move BTS index to 47Kan Liang1-2/+2
2020-08-18perf/x86/intel: Introduce the fourth fixed counterKan Liang1-3/+20
2020-08-18perf/x86/intel: Name the global status bit in NMI handlerKan Liang1-10/+12
2020-07-08perf/x86/intel/lbr: Support XSAVES/XRSTORS for LBR context switchKan Liang1-4/+0
2020-07-08perf/x86/intel/lbr: Unify the stored format of LBR informationKan Liang1-5/+1
2020-07-08perf/x86: Expose CPUID enumeration bits for arch LBRKan Liang1-0/+40
2020-07-02perf/x86: Add constraint to create guest LBR event without hw counterLike Xu1-1/+21
2020-07-02perf/x86/lbr: Add interface to get LBR informationLike Xu1-0/+12
2020-03-17perf/amd/uncore: Add support for Family 19h L3 PMUKim Phillips1-2/+13
2020-01-13perf/x86: Provide stubs of KVM helpers for non-Intel CPUsSean Christopherson1-7/+15
2019-08-30perf/x86/amd/ibs: Fix sample bias for dispatched micro-opsKim Phillips1-4/+8
2019-04-29perf/x86: Make perf callchains work without CONFIG_FRAME_POINTERKairui Song1-6/+1
2019-04-16perf/x86/intel: Add Icelake supportKan Liang1-1/+1
2019-04-16perf/x86/intel: Support adaptive PEBS v4Kan Liang1-0/+43
2019-04-16perf/x86: Support outputting XMM registersKan Liang1-0/+5
2018-10-02Merge branch 'x86/cache' into perf/core, to resolve conflictsIngo Molnar1-0/+1
2018-10-02perf/x86/amd/uncore: Set ThreadMask and SliceMask for L3 Cache perf eventsNatarajan, Janakarajan1-0/+8
2018-09-28perf/x86: Add helper to obtain performance counter indexReinette Chatre1-0/+1
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman1-0/+1
2016-04-28perf/x86/intel/pt: Don't die on VMXONAlexander Shishkin1-0/+4
2016-03-08perf/x86/intel: Add definition for PT PMI bitStephane Eranian1-0/+1
2015-08-04x86: Add new MSRs and MSR bits used for Intel Skylake PMU supportAndi Kleen1-0/+7
2014-11-12perf/x86/amd/ibs: Update IBS MSRs and feature definitionsAravind Gopalakrishnan1-0/+3
2014-08-13perf/x86: Revamp PEBS event selectionAndi Kleen1-0/+8
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-18 15:50:17 +0300