index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
sparc
/
kernel
/
head_64.S
Age
Commit message (
Expand
)
Author
Files
Lines
2021-01-04
sparc64: get rid of fake_swapper_regs
Al Viro
1
-1
/
+1
2020-06-09
mm: reorder includes after introduction of linux/pgtable.h
Mike Rapoport
1
-1
/
+1
2020-06-09
mm: introduce include/linux/pgtable.h
Mike Rapoport
1
-1
/
+1
2018-03-18
sparc64: Add support for ADI register fields, ASIs and traps
Khalid Aziz
1
-0
/
+1
2017-11-18
Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/sparc
Linus Torvalds
1
-0
/
+2
2017-11-15
sparc64: Use sparc optimized fls and __fls for T4 and above
Vijay Kumar
1
-0
/
+2
2017-11-02
License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Greg Kroah-Hartman
1
-0
/
+1
2017-08-16
sparc64: Add 16GB hugepage support
Nitin Gupta
1
-1
/
+1
2017-08-11
arch/sparc: Optimized memcpy, memset, copy_to_user, copy_from_user for M7/M8
Babu Moger
1
-2
/
+14
2017-08-04
sparc64: recognize and support sparc M8 cpu type
Allen Pais
1
-0
/
+6
2017-08-04
sparc64: properly name the cpu constants
Allen Pais
1
-8
/
+8
2017-05-09
sparc64: fix fault handling in NGbzero.S and GENbzero.S
Dave Aldridge
1
-0
/
+6
2017-03-28
arch/sparc: Avoid DCTI Couples
Babu Moger
1
-0
/
+4
2016-10-25
sparc64: Delete now unused user copy assembler helpers.
David S. Miller
1
-30
/
+0
2016-10-24
sparc64: Prepare to move to more saner user copy exception handling.
David S. Miller
1
-12
/
+11
2016-10-24
sparc64: Delete __ret_efault.
David S. Miller
1
-7
/
+1
2016-08-08
sparc: move exports to definitions
Al Viro
1
-1
/
+6
2016-04-28
sparc64: Fix bootup regressions on some Kconfig combinations.
David S. Miller
1
-16
/
+8
2016-04-21
sparc64: recognize and support Sonoma CPU type
Khalid Aziz
1
-0
/
+8
2016-02-09
locking/lockdep: Eliminate lockdep_init()
Andrey Ryabinin
1
-8
/
+0
2015-12-24
sparc64: fix FP corruption in user copy functions
Rob Gardner
1
-0
/
+13
2014-10-24
sparc64: Fix register corruption in top-most kernel stack frame during boot.
David S. Miller
1
-36
/
+4
2014-09-10
sparc64: correctly recognise M6 and M7 cpu type
Allen Pais
1
-0
/
+12
2014-05-04
sparc64: Use 'ILOG2_4MB' instead of constant '22'.
David S. Miller
1
-2
/
+2
2013-03-11
sparc64: correctly recognize SPARC64-X chips
Allen Pais
1
-2
/
+23
2012-10-06
sparc64: Niagara-4 bzero/memset, plus use MRU stores in page copy.
David S. Miller
1
-1
/
+1
2012-09-27
sparc64: Add SPARC-T4 optimized memcpy.
David S. Miller
1
-2
/
+12
2012-05-20
sparc64: renamed ttable.S to ttable_64.S
Sam Ravnborg
1
-1
/
+1
2011-09-17
sparc64: Future proof Niagara cpu detection.
David S. Miller
1
-3
/
+22
2011-08-03
sparc: Minor tweaks to Niagara page copy/clear.
David S. Miller
1
-1
/
+1
2011-07-28
sparc: Detect and handle UltraSPARC-T3 cpu types.
David S. Miller
1
-0
/
+31
2011-03-31
Fix common misspellings
Lucas De Marchi
1
-1
/
+1
2009-06-16
sparc64: Store per-cpu offset in trap_block[]
David S. Miller
1
-22
/
+0
2009-04-28
sparc: cleanup references to deprecated .text.init* sections.
Tim Abbott
1
-1
/
+1
2009-03-30
trivial: Fix misspelling of firmware
Nick Andrew
1
-1
/
+1
2009-02-09
sparc64: Kill .fixup section bloat.
David S. Miller
1
-3
/
+28
2008-12-04
sparc,sparc64: unify kernel/
Sam Ravnborg
1
-0
/
+900