summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2018-08-20RISC-V: Fix sys_riscv_flush_icachePalmer Dabbelt4-9/+23
2018-08-20riscv: Delete asm/compat.hDeepa Dinamani2-29/+1
2018-08-20RISC-V: Don't use a global include guard for uapi/asm/syscalls.hPalmer Dabbelt2-5/+13
2018-08-20RISC-V: Define sys_riscv_flush_icache when SMP=nPalmer Dabbelt2-4/+10
2018-08-19Merge tag 'riscv-for-linus-4.19-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds18-59/+132
2018-08-18mm: convert return type of handle_mm_fault() caller to vm_fault_tSouptick Joarder1-1/+2
2018-08-15Merge tag 'kconfig-v4.19-2' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds2-71/+37
2018-08-15Merge tag 'kbuild-v4.19' of git://git.kernel.org/pub/scm/linux/kernel/git/mas...Linus Torvalds1-1/+0
2018-08-13RISC-V: Fix !CONFIG_SMP compilation errorAtish Patra2-1/+1
2018-08-13irqchip: add a SiFive PLIC driverChristoph Hellwig1-0/+1
2018-08-13RISC-V: Add the directive for alignment of stvec's valueZong Li1-0/+2
2018-08-13clocksource: new RISC-V SBI timer driverPalmer Dabbelt4-12/+4
2018-08-13RISC-V: implement low-level interrupt handlingChristoph Hellwig2-11/+45
2018-08-13RISC-V: add a definition for the SIE SEIE bitChristoph Hellwig1-0/+1
2018-08-13RISC-V: remove INTERRUPT_CAUSE_* defines from asm/irq.hChristoph Hellwig1-4/+0
2018-08-13RISC-V: simplify software interrupt / IPI codeChristoph Hellwig3-7/+3
2018-08-13RISC-V: remove timer leftoversChristoph Hellwig1-21/+0
2018-08-13RISC-V: Add early printk support via the SBI consolePalmer Dabbelt1-0/+27
2018-08-13RISC-V: Don't increment sepc after breakpoint.Jim Wilson1-1/+0
2018-08-13RISC-V: implement __lshrti3.Alex Guo3-0/+46
2018-08-13RISC-V: Use KBUILD_CFLAGS instead of KCFLAGS when building the vDSOPalmer Dabbelt1-2/+2
2018-08-02kconfig: include kernel/Kconfig.preempt from init/KconfigChristoph Hellwig1-2/+0
2018-08-02Kconfig: consolidate the "Kernel hacking" menuChristoph Hellwig2-45/+37
2018-08-02kconfig: include common Kconfig files from top-level KconfigChristoph Hellwig1-24/+0
2018-07-25locking/atomics: Rework ordering barriersMark Rutland1-12/+5
2018-07-19kbuild: remove redundant LDFLAGS clearing in arch/*/MakefileMasahiro Yamada1-1/+0
2018-07-17Merge tag 'v4.18-rc5' into locking/core, to pick up fixesIngo Molnar7-25/+24
2018-07-05RISC-V: Fix the rv32i kernel buildPalmer Dabbelt4-13/+21
2018-07-05RISC-V: Fix PTRACE_SETREGSET bug.Jim Wilson1-1/+1
2018-07-05RISC-V: Don't include irq-riscv-intc.hPalmer Dabbelt1-4/+0
2018-07-05riscv: remove unnecessary of_platform_populate callRob Herring1-5/+0
2018-07-05RISC-V: fix R_RISCV_ADD32/R_RISCV_SUB32 relocationsAndreas Schwab1-2/+2
2018-07-04RISC-V: Change variable type for 32-bit compatibleZong Li1-11/+11
2018-07-04RISC-V: Add definiion of extract symbol's index and type for 32-bitZong Li1-2/+7
2018-07-04RISC-V: Select GENERIC_UCMPDI2 on RV32IZong Li1-0/+1
2018-07-04RISC-V: Add conditional macro for zone of DMA32Zong Li1-0/+2
2018-06-21atomics/treewide: Make unconditional inc/dec ops optionalMark Rutland1-76/+0
2018-06-21atomics/treewide: Make test ops optionalMark Rutland1-46/+0
2018-06-21atomics/riscv: Define atomic64_fetch_add_unless()Mark Rutland1-6/+2
2018-06-21atomics/treewide: Make atomic_fetch_add_unless() optionalMark Rutland1-0/+1
2018-06-21atomics/treewide: Make atomic64_inc_not_zero() optionalMark Rutland1-7/+0
2018-06-21atomics/treewide: Remove redundant atomic_inc_not_zero() definitionsMark Rutland1-9/+0
2018-06-21atomics/treewide: Rename __atomic_add_unless() => atomic_fetch_add_unless()Mark Rutland1-2/+2
2018-06-16Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds15-14/+626
2018-06-12Merge tag 'mips_4.18' of git://git.kernel.org/pub/scm/linux/kernel/git/mips/l...Linus Torvalds1-3/+3
2018-06-11RISC-V: Add CONFIG_HVC_RISCV_SBI=y to defconfigPalmer Dabbelt1-0/+1
2018-06-11RISC-V: Make our port sparse-cleanPalmer Dabbelt6-9/+14
2018-06-11RISC-V: Handle R_RISCV_32 in modulesAndreas Schwab1-0/+12
2018-06-11riscv/ftrace: Export _mcount when DYNAMIC_FTRACE isn't setAlan Kao1-1/+1
2018-06-11riscv: add riscv-specific predefines to CHECKFLAGSLuc Van Oostenryck1-0/+3
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-14 06:03:21 +0300