summaryrefslogtreecommitdiff
path: root/arch/riscv/include/asm/bitops.h
AgeCommit message (Expand)AuthorFilesLines
2025-04-04Merge tag 'riscv-for-linus-6.15-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-2/+2
2025-03-18Merge patch series "RISC-V: clarify what some RISCV_ISA* config options do & ...Alexandre Ghiti1-2/+2
2025-03-18RISC-V: separate Zbb optimisations requiring and not requiring toolchain supportConor Dooley1-2/+2
2025-03-13riscv: fix test_and_{set,clear}_bit ordering documentationIgnacio Encinas1-2/+2
2024-12-30riscv: Always inline bitopsNathan Chancellor1-10/+10
2024-09-19riscv: Enable bitops instrumentationSamuel Holland1-20/+23
2024-07-11riscv: Remove unnecessary int cast in variable_fls()Thorsten Blum1-1/+1
2024-03-22Merge tag 'riscv-for-linus-6.9-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-114/+24
2024-02-10work around gcc bugs with 'asm goto' with outputsLinus Torvalds1-4/+4
2024-01-25riscv: Avoid code duplication with generic bitops implementationXiao Wang1-114/+24
2024-01-18riscv: Optimize hweight API with Zbb extensionXiao Wang1-1/+3
2023-11-10Merge tag 'riscv-for-linus-6.7-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-3/+251
2023-11-09riscv: Optimize bitops with Zbb extensionXiao Wang1-3/+251
2023-10-19mm: delete checks for xor_unlock_is_negative_byte()Matthew Wilcox (Oracle)1-1/+0
2023-10-19riscv: implement xor_unlock_is_negative_byteMatthew Wilcox (Oracle)1-0/+13
2022-01-15include: move find.h from asm_generic to linuxYury Norov1-1/+0
2019-06-17Merge tag 'riscv-for-v5.2/fixes-rc6' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-5/+0
2019-06-17riscv: remove unused barrier definesRolf Eike Beer1-5/+0
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner1-9/+1
2017-11-29RISC-V: __test_and_op_bit_ord should be strongly orderedPalmer Dabbelt1-1/+1
2017-09-27RISC-V: Atomic and Locking CodePalmer Dabbelt1-0/+218
generated by cgit v1.2.3 (git 2.39.0) at 2025-09-28 06:47:10 +0300