summaryrefslogtreecommitdiff
path: root/arch/mips/mm
AgeCommit message (Expand)AuthorFilesLines
2016-07-27mm: do not pass mm_struct into handle_mm_faultKirill A. Shutemov1-1/+1
2016-05-29Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds1-4/+18
2016-05-28MIPS: Fix 64-bit HTW configurationJames Hogan1-2/+12
2016-05-28MIPS: Add 64-bit HTW fieldsJames Hogan1-2/+6
2016-05-20Merge branch 'akpm' (patches from Andrew)Linus Torvalds1-10/+11
2016-05-20arch: fix has_transparent_hugepage()Hugh Dickins1-10/+11
2016-05-13MIPS: mm: Panic if an XPA kernel is run without RIXIPaul Burton1-0/+3
2016-05-13MIPS: mm: Don't do MTHC0 if XPA not presentJames Hogan3-11/+19
2016-05-13MIPS: mm: Simplify build_update_entriesPaul Burton1-21/+16
2016-05-13MIPS: mm: Be more explicit about PTE mode bit handlingPaul Burton1-5/+9
2016-05-13MIPS: mm: Pass scratch register through to iPTE_SWPaul Burton1-13/+11
2016-05-13MIPS: mm: Don't clobber $1 on XPA TLB refillJames Hogan1-14/+10
2016-05-13MIPS: mm: Fix MIPS32 36b physical addressing (alchemy, netlogic)Paul Burton2-13/+26
2016-05-13MIPS: mm: Standardise on _PAGE_NO_READ, drop _PAGE_READPaul Burton1-9/+4
2016-05-13MIPS: Fix HTW config on XPA kernel without LPA enabledJames Hogan1-3/+1
2016-05-13MIPS: Retrieve ASID masks using function accepting struct cpuinfo_mipsPaul Burton3-12/+16
2016-05-13MIPS: remove aliasing alignment if HW has antialising supportLeonid Yegoshin1-1/+1
2016-05-13MIPS: Loongson-3: Introduce CONFIG_LOONGSON3_ENHANCEMENTHuacai Chen2-0/+11
2016-05-13MIPS: Loongson-3: Fast TLB refill handlerHuacai Chen3-3/+126
2016-05-13MIPS: Loongson: Invalidate special TLBs when neededHuacai Chen1-12/+15
2016-05-13MIPS: Loongson-3: Set cache flush handlers to cache_noopHuacai Chen1-0/+14
2016-05-13MIPS: Loongson: Add Loongson-3A R2 basic supportHuacai Chen1-0/+27
2016-05-13MIPS: BMIPS: local_r4k___flush_cache_all needs to blast S-cacheFlorian Fainelli1-0/+5
2016-05-13MIPS: BMIPS: Clear MIPS_CACHE_ALIASES earlierFlorian Fainelli1-2/+2
2016-05-13MIPS: BMIPS: BMIPS5000 has I cache filing from D cacheFlorian Fainelli1-0/+4
2016-05-13MIPS: Sync icache & dcache in set_pte_atPaul Burton1-16/+3
2016-05-13MIPS: Handle highmem pages in __update_cachePaul Burton1-1/+9
2016-05-13MIPS: Flush highmem pages in __flush_dcache_pagePaul Burton1-3/+9
2016-05-13MIPS: Add M6250 cases to CPU switch statementsPaul Burton1-0/+1
2016-05-13MIPS: Add P6600 cases to CPU switch statementsPaul Burton2-0/+2
2016-05-09MIPS: dma-default: Defend against NULL dev in massage_gfp_flagsMatt Redfearn1-3/+4
2016-05-09MIPS: I6400: Icache fills from dcacheJames Hogan1-0/+1
2016-05-09MIPS: c-r4k: Sync icache when it fills from dcacheJames Hogan2-3/+10
2016-04-03MIPS: Fix misspellings in comments.Adam Buchbinder2-2/+2
2016-04-03MIPS: tlb-r4k: panic if the MMU doesn't support PAGE_SIZEPaul Burton1-0/+5
2016-03-21Merge branch 'mm-pkeys-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-2/+1
2016-03-18mm: introduce page reference manipulation functionsJoonsoo Kim1-1/+1
2016-02-29MIPS: scache: Fix scache init with invalid line size.Govindraj Raja1-4/+9
2016-02-27mm: ASLR: use get_random_long()Daniel Cashman1-2/+2
2016-02-16mm/gup: Switch all callers of get_user_pages() to not pass tsk/mmDave Hansen1-2/+1
2016-02-09MIPS: Fix early CM probingPaul Burton1-10/+0
2016-01-24Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds1-1/+1
2016-01-24MIPS: Fix some missing CONFIG_CPU_MIPSR6 #ifdefsHuacai Chen1-1/+1
2016-01-16mm: differentiate page_mapped() from page_mapcount() for compound pagesKirill A. Shutemov3-5/+6
2016-01-16mips, thp: remove infrastructure for handling splitting PMDsKirill A. Shutemov3-27/+1
2016-01-16mm: drop tail page refcountingKirill A. Shutemov1-4/+0
2015-12-12MIPS: fix DMA contiguous allocationQais Yousef1-1/+1
2015-11-15Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds4-38/+206
2015-11-11MIPS: Extend hardware table walking support to MIPS64Paul Burton1-1/+7
2015-11-11MIPS: tlbex: Avoid placing software PTE bits in Entry* PFN fieldsPaul Burton1-2/+45