index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
jz4740
/
irq.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-06-21
MIPS/IRQCHIP: Move Ingenic SoC intc driver to drivers/irqchip
Paul Burton
1
-178
/
+0
2015-06-21
MIPS: JZ4740: support newer SoC interrupt controllers
Paul Burton
1
-0
/
+9
2015-06-21
MIPS: JZ4740: Avoid JZ4740-specific naming
Paul Burton
1
-12
/
+12
2015-06-21
MIPS: JZ4740: read intc base address from DT
Paul Burton
1
-3
/
+6
2015-06-21
MIPS: JZ4740: support >32 interrupts
Paul Burton
1
-25
/
+46
2015-06-21
MIPS: JZ4740: Remove jz_intc_base global
Paul Burton
1
-8
/
+31
2015-06-21
MIPS: JZ4740: drop intc debugfs code
Paul Burton
1
-42
/
+0
2015-06-21
MIPS: JZ4740: register an irq_domain for the interrupt controller
Paul Burton
1
-0
/
+6
2015-06-21
MIPS: JZ4740: parse SoC interrupt controller parent IRQ from DT
Paul Burton
1
-1
/
+6
2015-06-21
MIPS: JZ4740: probe interrupt controller via DT
Paul Burton
1
-1
/
+7
2015-06-21
MIPS: JZ4740: Move arch_init_irq out of arch/mips/jz4740/irq.c
Paul Burton
1
-4
/
+1
2015-06-21
MIPS: JZ4740: use generic plat_irq_dispatch
Paul Burton
1
-12
/
+0
2015-06-21
MIPS: JZ4740: probe CPU interrupt controller via DT
Paul Burton
1
-2
/
+2
2015-01-13
MIPS: JZ4740: Fixup #include's (sparse)
Brian Norris
1
-0
/
+3
2013-02-01
MIPS: Whitespace cleanup.
Ralf Baechle
1
-1
/
+1
2011-10-25
MIPS: JZ4740: Use generic irq chip
Lars-Peter Clausen
1
-54
/
+38
2011-03-29
MIPS: Convert the irq functions to the new names
Thomas Gleixner
1
-2
/
+2
2011-03-25
MIPS: JZ4740: Convert to new irq functions
Thomas Gleixner
1
-12
/
+20
2010-08-05
MIPS: JZ4740: Add IRQ handler code
Lars-Peter Clausen
1
-0
/
+167