| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2010-08-05 | MIPS: Alchemy: remove SOC_AU1X00 in favor of MIPS_ALCHEMY | Manuel Lauss | 1 | -2/+2 |
| 2009-05-14 | MIPS: Loongson 2 needs no hazard barriers. | Zhang Le | 1 | -2/+3 |
| 2009-03-30 | MIPS: Alchemy: MIPS hazard workarounds are not required. | Manuel Lauss | 1 | -2/+2 |
| 2009-03-11 | MIPS: NEC VR5500 processor support fixup | Shinya Kuribayashi | 1 | -1/+2 |
| 2009-01-11 | MIPS: For Cavium OCTEON handle hazards as per the R10000 handling. | David Daney | 1 | -2/+2 |
| 2008-10-11 | MIPS: Move headfiles to new location below arch/mips/include | Ralf Baechle | 1 | -0/+271 |
 |
index : starfive-tech/linux.git | |
| StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror) | Andrey V.Kosteltsev |
| summaryrefslogtreecommitdiff |